- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄224693 > PC87393F-VJG (NATIONAL SEMICONDUCTOR CORP) 100-Pin LPC SuperI/O Devices for Portable Applications PDF資料下載
參數(shù)資料
| 型號(hào)： | PC87393F-VJG |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | 外設(shè)及接口 |
| 英文描述： | 100-Pin LPC SuperI/O Devices for Portable Applications |
| 中文描述： | MULTIFUNCTION PERIPHERAL, PQFP100 |
| 封裝： | TQFP-100 |
| 文件頁(yè)數(shù)： | 148/148頁(yè) |
| 文件大?。?/td> | 1733K |
| 代理商： | PC87393F-VJG |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)當(dāng)前第148頁(yè)
6.0 Musical Instrument Digital Interface (MIDI) Port (Continued)
99
www.national.com
UART Mode
Entering UART mode is done by software, by giving the MIDI Port command of 3Fh. Once in UART mode, both transmit and
receive are enabled. In addition, the two 16-byte Receive and Transmit FIFOs are automatically enabled.
In UART mode, data written to the MDO register is placed in the Transmit FIFO, from which it is taken by the MIDI Commu-
nication Engine and transmitted via the MDTX pin to the MIDI device. Likewise, whenever the Transmit FIFO is not empty,
the next byte is taken out by the Communication Engine and transmitted via the MDTX pin to the MIDI device.
Whenever serial data is received by the Communication Engine via the MDRX pin, it is de-serialized and put in the Receive
FIFO. Reading the MDI register returns the next byte in the Receive FIFO. The MDI register should not be read while the
Receive FIFO is empty. If serial data is received while the Receive FIFO is full, this data is lost and not stored in the Receive
FIFO, thus keeping the data that was previously stored in the Receive FIFO.
When in UART mode, the MIDI Port responds to commands given by the host as follows:
q
A command of FFh returns the MIDI Port to Pass-Thru mode, and resets it to its initial state.
q
All other commands, issued while the MIDI Port is in UART mode, are ignored.
When switching from UART mode to Pass-Thru mode, any data previously stored in the Receive FIFO is lost, unless the
FIFO is enabled for Pass-Thru mode.
As in Pass-Thru mode, if a command is issued to the MIDI Port while the MIDI Communication Engine is in the middle of a
byte transfer, the execution of the command and the response are postponed until the ongoing byte transfer is completed.
The MIDI commands supported by the MIDI Port and their respective responses are listed in Table 31.
After each MIDI Port operation in UART mode, the MSTAT register is updated accordingly.
Table 31. MIDI Commands Supported by the MIDI Port
6.2.7
MIDI Port Status Flags
The status of the various functional units of the MIDI Port is reflected by the MSTAT register. This register is functional in
both Pass-Thru and UART modes. Some of the status indications provided by the MSTAT register are not included in the
Legacy definition of the MIDI Port. These indications can be ignored, if not required by the software.
The following status flags are included in the Legacy definition of the MIDI Port:
q
Receive Buffer Empty
q
Transmit Buffer Full
The Receive Buffer Empty flag is reflected by bit 7 of the MSTAT register. The Transmit Buffer Full flag is reflected by bit 6
of the MSTAT register. When operating in UART mode, these bits reflect the status of the Receive and Transmit FIFOs.
The Receive Buffer Empty status flag is cleared to 0 also when an acknowledge byte is put by the MIDI Port itself following
a MIDI command.
Command
MIDI Port Response
Pass-Thru Mode
UART Mode
3Fh
Enter UART mode
FEh (Acknowledge)
Ignored
A0h-A7h, ABh
FEh (Acknowledge)
00h
Ignored
ACh
FEh (Acknowledge)
15h
Ignored
ADh
FEh (Acknowledge)
01h
Ignored
AFh
FEh (Acknowledge)
64h
Ignored
FFh
MIDI Port Reset
FEh (Acknowledge)
Enter Pass-Thru Mode
MIDI Port Reset
Others
FEh (Acknowledge)
Ignored
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PC906N | 896 MHz - 940 MHz YAGI ANTENNA, 10.65 dBi GAIN, 65 deg 3dB BEAMWIDTH |
| PC926N | 928 MHz - 960 MHz YAGI ANTENNA, 10.65 dBi GAIN, 65 deg 3dB BEAMWIDTH |
| PCA.1D.694.CNAD42Z | CABLE TERMINATED, FEMALE, RF CONNECTOR, SOCKET |
| PCA.1D.694.CNAD42 | CABLE TERMINATED, FEMALE, RF CONNECTOR, SOCKET |
| PCA.1D.694.CNAD52Z | CABLE TERMINATED, FEMALE, RF CONNECTOR, SOCKET |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PC87393VJG | 制造商:Texas Instruments 功能描述: 制造商:Texas Instruments 功能描述:IC, SUPER I/O DEVICE, TQFP-100, Logic Device Type:Buffer, Supply Voltage Min:3V, |
| PC87393-VJG | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:100-Pin LPC SuperI/O Devices for Portable Applications |
| PC87410 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:PC87410 PCI-IDE Interface Controller |
| PC87410VLK | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| PC87413 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:LPC ServerI/O for Servers and Workstations |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。