參數(shù)資料
型號： PC87393F-VJG
廠商： NATIONAL SEMICONDUCTOR CORP
元件分類： 外設(shè)及接口
英文描述： 100-Pin LPC SuperI/O Devices for Portable Applications
中文描述： MULTIFUNCTION PERIPHERAL, PQFP100
封裝： TQFP-100
文件頁數(shù)： 134/148頁
文件大小： 1733K
代理商： PC87393F-VJG
5.0 Game Port (GMP) (Continued)
86
www.national.com
A simple push-button mechanism is usually used to implement the game device buttons. The status of each button is sensed
by the Game Port via the JOYnBTN0,1 pins as either high or low, and reflected by the GMPLST register. It is the responsi-
bility of the software to determine the actual status of the buttons according to their polarity, which depends on the specific
implementation of the system and the game device.
5.2.4
Operation Modes
The Game Port can be used to monitor the position and button status indicators in one of the following operation modes:
q
Legacy mode
q
Enhanced mode.
Legacy Mode
Legacy mode is enabled when bit 0 of the GMPCTL register is set to 0, which is its default state.
In this mode, the game device indicators are monitored by polling their momentary status via the Game Port Legacy Status
register (GMPLST, see Section 5.3.3).
The process of reading the position status of the game device(s) is initiated by performing a write access to offset 1 in the
Game Port address space. This write access causes the Game Port to release the JOYnX,Y pins. When a JOYnX,Y pin is
released, the corresponding bit in the GMPLST register is set to 1. To capture the position indicated by the game device,
the software must poll the GMPLST register and measure the time it takes for the JOYnX,Y to go high. This measurement
should be performed by measuring the time during which an axis bit is 1.
Reading the status of the buttons of the game device is done by polling the GMPLST register and looking for changes in the
bits reflecting the status of the JOYnBTN0,1 pins.
No debounce of the input signals is performed by the Game Port in Legacy mode. It is the responsibility of the software to
implement such debounce, if necessary.
Enhanced Mode
Enhanced mode is enabled when bit 0 of the GMPCTL register is set to 1.
In Enhanced mode, the Game Port hardware monitors the status indicators of the game device(s), and provides processed
data that can be easily used by software to determine the complete status of the game device.
The process of reading the position status of the game device(s) is initiated as in Legacy mode. However, in Enhanced mode
the Game Port hardware measures the CX/Y charging time using four 16-bit up-counters. Each one of the four axis status
lines (two lines per game device) has a dedicated counter.
Once the Game Port releases the JOYnX,Y to go high, each one of the counters starts counting until its associated axis
status line reaches the voltage level of logic 1.
When a position counter of a game device stops counting, its associated Position Counter Ready bit in the GMPXST register
is set. In this case, the software must wait until the counters associated with the game device are ready, and then read their
values. The least significant byte of a position counter should be read first. The full, 16-bit count value should be calculated
as follows:
X/Y Position Count = GMPnX/YL + (GMPnX
/YH * 256)
where:
GMPnX/YL indicates the low byte of the position counter of device n (either X or Y axis)
GMPnY/HL indicates the high byte of the position counter of device n (either X or Y axis)
The software must calibrate itself according to the actual count values acquired when the game device was set to indicate
its extreme horizontal and vertical positions.
If a position counter has reached the full count of FFFFh, this counter has overflowed; i.e., it has reached its full count before
the corresponding axis indicator has reached the level of logic 1. In such a case, the software must decide what to do.
The Game Port supports the following clock frequencies for operating the position counters:
q
1 MHz clock (default)
q
500 KHz clock.
The clock frequency for the position counter of each game device is configured via the GMPCTL register and should be set
by the software to match the physical components of the external game device interface circuitry. The desired position of
the counter frequency should be set before initiating a position status reading process.
Reading the status of the buttons of the game device(s) is performed as in Legacy mode. In addition, an optional debouncer
of 16 msec is implemented on each button status input. The debouncers are disabled by default and may be enabled by
software via the GMPCTL register.
相關(guān)PDF資料
PDF描述
PC906N 896 MHz - 940 MHz YAGI ANTENNA, 10.65 dBi GAIN, 65 deg 3dB BEAMWIDTH
PC926N 928 MHz - 960 MHz YAGI ANTENNA, 10.65 dBi GAIN, 65 deg 3dB BEAMWIDTH
PCA.1D.694.CNAD42Z CABLE TERMINATED, FEMALE, RF CONNECTOR, SOCKET
PCA.1D.694.CNAD42 CABLE TERMINATED, FEMALE, RF CONNECTOR, SOCKET
PCA.1D.694.CNAD52Z CABLE TERMINATED, FEMALE, RF CONNECTOR, SOCKET
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PC87393VJG 制造商:Texas Instruments 功能描述: 制造商:Texas Instruments 功能描述:IC, SUPER I/O DEVICE, TQFP-100, Logic Device Type:Buffer, Supply Voltage Min:3V,
PC87393-VJG 制造商:NSC 制造商全稱:National Semiconductor 功能描述:100-Pin LPC SuperI/O Devices for Portable Applications
PC87410 制造商:NSC 制造商全稱:National Semiconductor 功能描述:PC87410 PCI-IDE Interface Controller
PC87410VLK 制造商:Rochester Electronics LLC 功能描述:- Bulk
PC87413 制造商:NSC 制造商全稱:National Semiconductor 功能描述:LPC ServerI/O for Servers and Workstations
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*