![](http://datasheet.mmic.net.cn/330000/PCI4410A_datasheet_16443872/PCI4410A_11.png)
xi
7
–
5
8
–
1
8
–
2
8
–
3
8
–
4
8
–
5
8
–
6
8
–
7
8
–
8
8
–
9
8
–
10
8
–
11
8
–
12
8
–
13
8
–
14
8
–
15
8
–
16
8
–
17
8
–
18
8
–
19
8
–
20
9
–
1
9
–
2
9
–
3
9
–
4
9
–
5
9
–
6
9
–
7
9
–
8
9
–
9
9
–
10
9
–
11
9
–
12
9
–
13
9
–
14
9
–
15
9
–
16
9
–
17
9
–
18
9
–
19
9
–
20
9
–
21
9
–
22
9
–
23
DMA Multichannel/Mask Register Description
Bit-Field Access Tag Descriptions
PCI Configuration Register Map
PCI Command Register Description
PCI Status Register Description
Class Code and Revision ID Register Description
Latency Timer and Class Cache Line Size Register Description
Header Type and BIST Register Description
Open HCI Registers Base Address Register Description
TI Extension Base Address Register Description
PCI Subsystem Identification Register Description
Interrupt Line and Interrupt Pin Registers Description
MIN_GNT and MAX_LAT Registers Description
Capability ID and Next Item Pointer Registers Description
Power Management Capabilities Register Description
Power Management Control and Status Register Description
Power Management Extension Register Description
PCI Miscellaneous Configuration Register Description
Link Enhancement Control Register Description
Subsystem Access Identification Register Description
GPIO Control Register Description
Open HCI Register Map
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
OHCI Version Register Description
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
GUID ROM Register Description
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Asynchronous Transmit Retries Register Description
CSR Control Register Description
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Configuration ROM Header Register Description
Bus Options Register Description
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Configuration ROM Mapping Register Description
Posted Write Address Low Register Description
Posted Write Address High Register Description
Host Controller Control Register Description
Self ID Count Register Description
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Isochronous Receive Channel Mask High Register Description
Isochronous Receive Channel Mask Low Register Description
Interrupt Event Register Description
Interrupt Mask Register Description
Isochronous Transmit Interrupt Event Register Description
Isochronous Receive Interrupt Event Register Description
Fairness Control Register Description
Link Control Register Description
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Node Identification Register Description
PHY Control Register Description
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Isochronous Cycle Timer Register Description
7
–
6
8
–
1
8
–
1
8
–
3
8
–
4
8
–
5
8
–
5
8
–
6
8
–
6
8
–
7
8
–
8
8
–
9
8
–
9
8
–
10
8
–
11
8
–
12
8
–
13
8
–
14
8
–
15
8
–
16
8
–
17
9
–
1
9
–
4
9
–
5
9
–
6
9
–
7
9
–
8
9
–
9
9
–
11
9
–
11
9
–
12
9
–
13
9
–
14
9
–
15
9
–
16
9
–
17
9
–
19
9
–
20
9
–
22
9
–
23
9
–
24
9
–
25
9
–
26
9
–
27
. . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . .
. . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . .
. . . . . . . . . . . . . . .
. . . . . . . . .
. . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . .
. . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . .
. . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . .