參數(shù)資料
型號(hào)： PDI1394L41
廠商： NXP Semiconductors N.V.
英文描述： Content Protection AV Link Layer(內(nèi)容可保護(hù)的AV鏈接層控制器)
中文描述： 影音內(nèi)容保護(hù)鏈路層（內(nèi)容可保護(hù)的視聽(tīng)鏈接層控制器）
文件頁(yè)數(shù)： 15/81頁(yè)
文件大?。?/td> 303K
代理商： PDI1394L41
Philips Semiconductors
Preliminary specification
PDI1394L41
1394 content protection AV link layer controller
2000 Apr 15
12
12.3
Bushold and Link/PHY single capacitor galvanic isolation
12.3.1
The PDI1394L41 uses an internal bushold circuit on each of the indicated pins to keep these CMOS inputs from “floating” while being driven by
a 3-Stated device or input coupling capacitor. Unterminated high impedance inputs react to ambient electrical noise which cause internal
oscillation and excess power supply current draw.
Bushold
The following pins have bushold circuitry enabled when the ISON pin is in the logic “1” state:
Name
PHY CTL0
PHY CTL1
PHY D0
PHY D1
PHY D2
PHY D3
PHY D4
PHY D5
PHY D6
PHY D7
Function
PHY control line 0
PHY control line 1
PHY data bus bit 0
PHY data bus bit 1
PHY data bus bit 2
PHY data bus bit 3
PHY data bus bit 4
PHY data bus bit 5
PHY data bus bit 6
PHY data bus bit 7
Philips bushold circuitry is designed to provide a high resistance pull-up or pull-down on the input pin. This high resistance is easily overcome
by the driving device when its state is switched. Figure 2 shows a typical bushold circuit applied to a CMOS input stage. Two weak MOS
transistors are connected to the input. An inverter is also connected to the input pin and supplies gate drive to both transistors. When the input
is LOW, the inverter output drives the lower MOS transistor and turns it on. This re-enforces the LOW on the input pin. If the logic device which
normally drives the input pin were to be 3-Stated, the input pin would remain “pulled-down” by the weak MOS transistor. If the driving logic
device drives the input pin HIGH, the inverter will turn the upper MOS transistor on, re-enforcing the HIGH on the input pin. If the driving logic
device is then 3-Stated, the upper MOS transistor will weakly hold the input pin HIGH.
The PHY’s outputs can be 3-Stated and single capacitor isolation can be used with the Link; both situations will allow the Link inputs to float.
With bushold circuitry enabled, these pins are provided with dc paths to ground, and power by means of the bushold transistors; this
arrangement keeps the inputs in known logical states.
SV00911
INPUT PIN
INTERNAL
CIRCUITS
Figure 2.
Bushold circuit
相關(guān)PDF資料
PDF描述
PDI1394P21 3-port Physical Layer Interface(三端口物理層接口)
PDI1394P22 3-port Physical Layer Interface(三端口物理層接口)
PDI1394P24 2-port 400 Mbps physical layer interface(2端口 400 Mbps物理層接口)
PDI40C1D00
PDI40C1300
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PDI1394L41BE 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:1394 content protection AV link layer controller
PDI1394P11 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:3-port physical layer interface
PDI1394P11A 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:3-port physical layer interface
PDI1394P11ABD 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:3-port physical layer interface
PDI1394P11ABD-S 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Transceiver
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*