- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378048 > PEB2245N (SIEMENS AG) ?Multipoint Switching and Conferencing Unit - Attenuation? PDF資料下載
參數(shù)資料
| 型號(hào)： | PEB2245N |
| 廠商： | SIEMENS AG |
| 英文描述： | ?Multipoint Switching and Conferencing Unit - Attenuation? |
| 中文描述： | ？多點(diǎn)交換和會(huì)議股-衰減？ |
| 文件頁(yè)數(shù)： | 33/70頁(yè) |
| 文件大?。?/td> | 1021K |
| 代理商： | PEB2245N |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)當(dāng)前第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)
PEB 2245
Semiconductor Group
33
3
Operational Description
3.1
Reset State
After a hardware reset (RES) the MUSAC is set to its initial state. The MOD- and CFR-register bits
are all set to logical 1; the CSR, CST and CMR register bits are set to logical 0. The STA register B
bit is undefined, the Z bit contains logical 0.
3.2
Initialization Procedure
After reset a few internal signals and clocks need to be initialized. This is done with the initialization
sequence. To give all signals and clocks a defined value only 4 SP pulses are necessary. The SP
pulses may be of any length allowed in normal application, the time interval between the two SP
pulses may be of any length down to 250 ns.
With all signals being defined, the CM needs to be reset. To do that a logical 0 is written into
MOD:RC. STA:B is set. The resulting CM reset is finished after max. 250
μ
s and is indicated by the
status register B bit being logical 0. Changing the pulse shaping factor N during CM-reset may result
in a CM-reset time longer than 250
μ
s.
To prepare the MUSAC for programming the CM and CCM, the RI bit in the mode register must be
reset. Note that one mode register access can serve to reset both RC- and RI bits as well as
configuring to chip (i.e. selecting operating mode etc.).
Figure 17
Initializing the PEB 2245 for a 8192-kHz Device Clock
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PEB22522FV21 | MULTI BIT RATE INTEGRATED CIRCUIT |
| PEB22522 | MULTI BIT RATE INTEGRATED CIRCUIT |
| PEB22522F | ?Multi Bit-rate Integrated Circuit (MuBIC-2)? |
| PEB2254 | ICs for Communications |
| PEB2254-H | ICs for Communications |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PEB2245-N | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:multipoint switching and conferencing unit (musac) |
| PEB22504 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Quad Line Interface Unit for E1⁄T1⁄J1 QuadLIU |
| PEB22504HT-V11 | 功能描述:IC INTERFACE QUAD 100-TQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:* 標(biāo)準(zhǔn)包裝:3,000 系列:- 應(yīng)用:PDA，便攜式音頻/視頻，智能電話 接口:I²C，2 線串口 電源電壓:1.65 V ~ 3.6 V 封裝/外殼:24-WQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-QFN 裸露焊盤（4x4） 包裝:帶卷 (TR) 安裝類型:表面貼裝 產(chǎn)品目錄頁(yè)面:1015 (CN2011-ZH PDF) 其它名稱:296-25223-2 |
| PEB22522 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:MULTI BIT RATE INTEGRATED CIRCUIT |
| PEB22522F | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:?Multi Bit-rate Integrated Circuit (MuBIC-2)? |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。