參數(shù)資料
型號： PEB2245N
廠商： SIEMENS AG
英文描述： ?Multipoint Switching and Conferencing Unit - Attenuation?
中文描述： ？多點交換和會議股-衰減？
文件頁數(shù)： 58/70頁
文件大小： 1021K
代理商： PEB2245N
PEB 2245
Semiconductor Group
58
The PCM samples of each input channel first pass through an input processing stage. In this stage,
an input attenuation level (0, 3, 6 or 9 dB) and a noise suppression threshold can be programmed
individually for each channel. Following the input processing the PCM data is expanded according
to the A- or
μ
-law encoding rules and written to the Data Memory (DM). Additionally the PCM data
of each input channel is added to the Conference Sum Memory (CSM). The DM location (1 out of
64) is specified by the conference control address (cca) and the CSM location (1 out of 21) is
specified by the conference number when writing to the Conference Control Memory (CCM).
The PCM data then passes through a substractor stage such that the resulting output channel for
a given subscriber contains the contribution of all the other channels in the conference except its
own. Finally the PCM data is forwarded to the output channel after PCM compression and an
optional output attenuation of 3 dB.
The common characteristics of all conferences (encoding law and byte format) as well as the
conferencing function itself are selected in the configuration register CFR.
The input channel and the individual conference parameters of a conference are programmed in the
Conference Control Memory (CCM) which is a 20-bit (data)
×
6-bit (address) memory. The 6-bit
address, also called conference control address (cca), allows a maximum of 64 channels
simultaneously involved in conference applications. The cca can be selected at random i.e. for each
new participant of a conference any still not used cca can be taken.
The 20-bit data field of the Conference Control Memory (CCM) specifies:
– the logical input line and time-slot number (9 bits),
– the input attenuation level (2 bits),
– the output attenuation level (1 bit),
– the noise suppression threshold (2 bits),
– the inversion function (1 bit) and
– the conference number (5 bits).
The output channel and the conference mode are programmed in the Connection Memory (CM)
which is an 11-bit (data)
×
8-bit (address) memory. For each of the 256 output channels the 11-bit
data field specifies the source and characteristics of the output line and time-slot selected by the CM
address. Two cases can be distinguished:
In the transparent switch mode 11 data bits specify:
– the selection of the transparent switching mode (1 bit),
– the output driver state (enabled/tristated) (1 bit) and
– the logical input line and time-slot number (9 bits).
In the conference switching mode 8 data bits (3 bits are not used) specify:
– the selection of the conference switching mode (1 bit),
– the output driver state, enabled or tristated (1 bit) and
– the conference control address cca (6 bits).
相關(guān)PDF資料
PDF描述
PEB22522FV21 MULTI BIT RATE INTEGRATED CIRCUIT
PEB22522 MULTI BIT RATE INTEGRATED CIRCUIT
PEB22522F ?Multi Bit-rate Integrated Circuit (MuBIC-2)?
PEB2254 ICs for Communications
PEB2254-H ICs for Communications
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PEB2245-N 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:multipoint switching and conferencing unit (musac)
PEB22504 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Quad Line Interface Unit for E1⁄T1⁄J1 QuadLIU
PEB22504HT-V11 功能描述:IC INTERFACE QUAD 100-TQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:* 標(biāo)準(zhǔn)包裝:3,000 系列:- 應(yīng)用:PDA，便攜式音頻/視頻，智能電話 接口:I²C，2 線串口 電源電壓:1.65 V ~ 3.6 V 封裝/外殼:24-WQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-QFN 裸露焊盤（4x4） 包裝:帶卷 (TR) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:1015 (CN2011-ZH PDF) 其它名稱:296-25223-2
PEB22522 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:MULTI BIT RATE INTEGRATED CIRCUIT
PEB22522F 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:?Multi Bit-rate Integrated Circuit (MuBIC-2)?
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*