- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄1962 > PI7C9X20404SLCFDE (Pericom)IC PCIE PACKET SWITCH 128LQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | PI7C9X20404SLCFDE |
| 廠商： | Pericom |
| 文件頁(yè)數(shù)： | 50/77頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC PCIE PACKET SWITCH 128LQFP |
| 標(biāo)準(zhǔn)包裝： | 90 |
| 系列： | SlimLine™ |
| 應(yīng)用： | 封裝開(kāi)關(guān)，4 端口/4 線道 |
| 接口： | PCI Express |
| 封裝/外殼： | 128-LQFP 裸露焊盤(pán) |
| 供應(yīng)商設(shè)備封裝： | 128-LQFP（14x14） |
| 包裝： | 托盤(pán) |
| 安裝類(lèi)型： | 表面貼裝 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)當(dāng)前第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)
PI7C9X20404SL
4Port-4Lane PCI Express Switch
SlimLine
TM Family
Datasheet
Page 54 of 77
July 2009 – Revision 1.2
Pericom Semiconductor
BIT
FUNCTION
TYPE
DESCRIPTION
20
Data Link Layer
Active Reporting
Capable
RO
For a Downstream Port, this bit must be set to 1b if the component supports
the optional capability of reporting the DL_Active state of the Data Link
Control and Management State Machine. For a hot-plug capable Downstream
Port, this bit must be set to 1b.
For Upstream Port, this bit must be hardwired to 0b.
Reset to 0b for upstream port.
Reset to 1b for downstream ports.
23:21
Reserved
R0
Reset to 000b
31:24
Port Number
RO
Indicates the PCIe Port Number for the given PCIe Link. The default value
may be changed by SMBus or auto-loading from EEPROM.
Reset to 00h for Port 0.
Reset to 01h for Port 1.
Reset to 02h for Port 2.
Reset to 03h for Port 3.
7.2.71
LINK CONTROL REGISTER – OFFSET F0h
BIT
FUNCTION
TYPE
DESCRIPTION
1:0
Active State Power
Management
(ASPM) Control
RW
00b: ASPM is Disabled
01b: L0s Entry Enabled
10b: L1 Entry Enabled
11b: L0s and L1 Entry Enabled
Note that the receiver must be capable of entering L0s even when the field is
disabled.
Reset to 00b.
2
Reserved
RO
Reset to 0b.
3
Read Completion
Boundary (RCB)
RO
Does not apply to PCI Express Switch. Returns ‘0’ when read.
Reset to 0b.
4
Link Disable
RW
At upstream port, it is not allowed to disable the link, so this bit is hardwired
to ‘0’. For downstream ports, it disables the link when this bit is set.
Reset to 0b.
5
Retrain Link
RW
At upstream port, it is not allowed to retrain the link, so this bit is hardwired
to 0b. For downstream ports, it initiates Link Retraining when this bit is set.
This bit always returns 0b when read.
6
Common Clock
Configuration
RW
0b: The components at both ends of a link are operating with asynchronous
reference clock
1b: The components at both ends of a link are operating with a distributed
common reference clock
Reset to 0b.
7
Extended Synch
RW
When set, it transmits 4096 FTS ordered sets in the L0s state for entering L0
state and transmits 1024 TS1 ordered sets in the L1 state for entering L0 state.
Reset to 0b.
15:8
Reserved
RO
Reset to 00h.
7.2.72
LINK STATUS REGISTER – OFFSET F0h
BIT
FUNCTION
TYPE
DESCRIPTION
19:16
Link Speed
RO
Read as 0001b to indicate the negotiated speed of the Express link is 2.5
Gb/s.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PI7C9X20505GPBNDE | IC PCIE PACKET SWITCH 256BGA |
| PI7C9X20508GPBNDE | IC PCIE PACKET SWITCH 256BGA |
| PI7C9X440SLBFDE | IC PCIE-TO-USB 2.0 CTRLR 128LQFP |
| PI7C9X442SLBFDE | IC PCIE-TO-USB2.0 SWIDGE 128LQFP |
| PI7C9X7952AFDE | IC PCIE-TO-UART BRIDGE 128LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PI7C9X20404SLCFDEX | 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 4port 4lane PCIe Packet Switch RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| PI7C9X20505GPBNDE | 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 5port 5lane PCIe PacketSwitch RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| PI7C9X20508GPANDE | 制造商:Pericom Semiconductor Corporation 功能描述:5-PORT, 8-LANE, GREENPACKET- PCIE PACKET SWITCH - Rail/Tube |
| PI7C9X20508GPBEVB | 制造商:Pericom Semiconductor Corporation 功能描述:EVAL BOARD - Boxed Product (Development Kits) |
| PI7C9X20508GPBNDE | 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 5port 8lane PCIe PacketSwitch RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。