- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄378071 > PSB7110 (SIEMENS AG) Enhanced ISDN Data Access Controller ISAR PDF資料下載
參數(shù)資料
| 型號(hào)： | PSB7110 |
| 廠商： | SIEMENS AG |
| 英文描述： | Enhanced ISDN Data Access Controller ISAR |
| 中文描述： | 增強(qiáng)綜合業(yè)務(wù)數(shù)字網(wǎng)的數(shù)據(jù)接入控制器專家組 |
| 文件頁(yè)數(shù)： | 23/164頁(yè) |
| 文件大?。?/td> | 1173K |
| 代理商： | PSB7110 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)當(dāng)前第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)
_________________________________________________PSB 7110
Siemens Aktiengesellschaft
Page 23
2.1.2.3
Communications Interface
The ISAR provides a communication interface in terms of a 61 byte mailbox per direction, a 16 bit control word and
an 8 bit interrupt register.
Besides that, there is an interrupt mask/status bit (bit 2 of register 75h) and two interrupt acknowledge bits (LSB of
address location 50h and 58h respectively).
The address map is shown in figure 11 . All other address locations are reserved for further use.
50h
58h
60h
61h
ISAR Interrupt Status (IIS)
Host Write
Host Read
Host Interrupt Status (HIS)
ISAR Control Register Low
Host Control Register Low
Host Control Register High
ISAR Control Register High
Address
AD0...AD7
HIA
IIA
48h
4Ah
4Ch
Mailbox read address
Mailbox read address
Mailbox write address
Mailbox write address
Mailbox I/O data
Mailbox I/O data
MSK
STA
Bit
7 6 5 4 3 2 1 0
7 6 5 4 3 2 1 0
75h
(7110_22)
Figure 11 Host Interface Registers
Interrupt Mask / Status Bit (75h Write/Read)
All interrupt sources can be masked by setting the MSK-bit to "0", so that no interrupt is indicated to the host. In such
a case the status STA-bit can be polled to check whether an interrupt occurred. After reset the interrupt is masked,
however, the mask bit affects only the generation of the interrupt, but not the interrupt status bit from being set.
When setting the MSK-bit, all other bits in reg. 75h are not don't care, but must be set to "0". After reset all interrupts
are masked (MSK = 0).
Mailbox
The mailbox is implemented as physically two separate 61-byte memory blocks. As for the ISAR V1.1 (ROM version)
the mailbox size will be increased, the host can request information about the mailbox size from the ISAR and so
allow for software compatibility with future versions.
The mailbox is seen from the host as an I/O device. Thus, to read/write a byte from/to the Mailbox, the host accesses
a single location (Mailbox I/O data), which is the same address but physically separate location for read and for write
direction.
The address is given by an address register directly programmable by the host (Mailbox read/write address). This
address is autoincremented every time an access by the host to Mailbox I/O data is performed. Thus, for sequential,
fast access, the host only needs to set the start address for the first message byte and all subsequent data bytes can
be read/written without reprogramming its address.
For random access to the Mailbox the Host has to reprogram the address register(s).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PSB7115 | Enhanced ISDN Data Access Controller ISAR 34 |
| PSB7115FV2.1 | Enhanced ISDN Data Access Controller ISAR 34 |
| PSB7230 | Joint Audio Decoder-Encoder for Analog Videophone JADE AN |
| PSB7238 | Joint Audio Decoder-Encoder - Multimode |
| PSB7280 | Joint Audio Decoder-Encoder |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PSB7115 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Enhanced ISDN Data Access Controller ISAR 34 |
| PSB7115FV2.1 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Enhanced ISDN Data Access Controller ISAR 34 |
| PSB71F | 制造商:POWERSEM 制造商全稱:POWERSEM 功能描述:Single Phase Rectifier Bridge |
| PSB71F04 | 制造商:POWERSEM 制造商全稱:POWERSEM 功能描述:Single Phase Rectifier Bridge with fast Recovery Epitaxial Diode (FRED) |
| PSB71F06 | 制造商:POWERSEM 制造商全稱:POWERSEM 功能描述:Single Phase Rectifier Bridge with fast Recovery Epitaxial Diode (FRED) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。