
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
Preliminary Data Sheet
PT7D6555
Extended PCM Interface Controller
29
PT0105(08/02)
Ver:0
Configurable Interface Registers
Configurable Interface Mode Register 1 (CMD1)
Value after reset: 00000000B
Address: 2CH(1/6H)
Read/Write
7 0
CSS
CSM
CSP1
CSP0
CMD1 CMD0 CIS1
CIS0
CSS
Clock Source Selection.
0
…
PDC and PFS are used as clock and framing source for the CFI. Clock and framing signals derived from these
sources are output on DCL and FSC.
1
…
DCL and FSC are selected as clock and framing source for the CFI.
CSM
CFI-Synchronization Mode.
The rising FSC edge synchronizes the CFI-frame.
0
…
FSC is evaluated with every falling edge of DCL.
1
…
FSC is evaluated with every rising edge of DCL.
Note:
If CSS = 0 is selected, CSM and PMOD: PSM must be programmed identical.
CSP1..0
Clock Source Prescaler 1,0.
The clock source frequency is divided according to the following table to obtain the CFI reference clock CRCL.
CSP1,0
00
01
10
11
Prescaler Divisor
2
1.5
1
Not allowed
CMD1..0
CFI Mode1, 0.
Defines the actual number and configuration of the CFI ports.
CMD1..0
CFI
Number of
Mode
Logical Ports
CFI Data Rate
[kbit/s]
Min.
Min. Required
CFI Data Rate
[kbit/s] Relative Clock (RCL) CMD1: CSS0=0
to PCM-Data Rate
32N/3
2xDR
64N/3
DR
64N/3
0.5xDR
16N/3
4xDR
Necessary
Reference
DCL-Output
Frequencies
Max.
00
01
10
11
Note
: N = number of time slots in a PCM frame
0
1
2
3
4 DU (0..3)
2 DU (0..1)
1 DU
8 bid (0..7)
128
128
128
128
2048
4096
8192
1024
DR, 2xDR
DR
DR
DR, 2xDR
CIS1..0
CFI Alternative Input Selection.
In CFI mode 1 and 2 CIS1..0 controls the assignment between logical and physical receive pins. In CFI mode 0 and
3 CIS1,0 should be set to 0.
CFI
Mode
0
1
Port 0
DU0 DD0
IN0 OUT0
IN0 OUT0
CIS0 = 0
IN OUT
CIS0 = 0
I/O4
Port 1
DU1 DD1
IN1 OUT1
IN1 OUT1
CIS1=0
Not active Tristate
Port 2
DU2 DD2
IN2 OUT2
IN0 Tristate
CIS0 =1
IN Tristate
CIS0 =1
I/O6
Port 3
DU3 DD3
IN3 OUT3
IN1 Tristate
CIS1 =1
Not active Tristate
2
3
I/O0
I/O5
I/O1
I/O2
I/O7
I/O3