- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378089 > PXB4350E (INFINEON TECHNOLOGIES AG) ICs for Communications PDF資料下載
參數(shù)資料
| 型號(hào)： | PXB4350E |
| 廠商： | INFINEON TECHNOLOGIES AG |
| 英文描述： | ICs for Communications |
| 中文描述： | 通信集成電路 |
| 文件頁(yè)數(shù)： | 126/185頁(yè) |
| 文件大小： | 2552K |
| 代理商： | PXB4350E |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)當(dāng)前第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)
3;%(
Data Sheet
4-126
04.2000
2SHUDWLRQ
2SHUDWLRQ
2YHUYLHZ
This section describes the actions to be done by the microprocessor. For this purpose the
following network scenario is assumed (see also
)LJXUHV DQG
The OAM functions AIS/RDI/CC are always enabled for all connections (although the AOP
also supports enabling on a per-connection basis). Activating the CC function by default
avoids use of CC activation/deactivation cells.
For all time-out values the recommended values of the standard [ ] are used.
Performance monitoring is always initiated by the generating port (
VHH)LJXUH
activation cells. The respective endpoint loops a cell with ’activation request confirmed’ back
if a PM processor is available. If all 128 PM processors are in use the ’activation request
denied’ cell is sent back. The deactivation cell is always confirmed.
PM data collection is always done on the port where the FM cells are generated, i.e. the BR
cells are evaluated and discarded there (the AOP supports PM data collection on any point
along the backward PM cell path).
Segment borders are fixed to transmission lines (although the AOP supports the per-
connection definition of segment points).
At originating segment points AIS/RDI monitoring for VPCs is enabled, i.e. at the entrance of
the network of an operator it is detected if a VPC is received fault-free or not. So the network
operator knows at any time the availability of his VPCs. Monitoring is not activated for VCCs,
as these are set-up only temporary.
All these assumptions facilitate OAM management by reducing the number of parameters to be
handled.
for reference):
) using PM
*XLGHOLQHVIRUPLFURSURFHVVRUDFWLRQV
:ULWH0RGLI\5HDG$FFHVV
For a normal read-modify-write access to a RAM, the following actions have to be done by the
microprocessor :
1.
Write the data to the write transfer registers WDR0L..WDR13H (see
VHFWLRQ
59).
2.
Set the mask bits in the mask data registers MDR0L..MDR6H and WMASK (see
VHFWLRQ
page 60 and
VHFWLRQ
page 61). Note that RAM words 0..6 are bitwise masked
with the MDR registers, RAM words 7..13 are masked completely by setting the
corresponding bit in register WMASK).
3.
Write the LCI to the address register RMWADR (see
VHFWLRQ
4.
Set the following bits in the read-modify-write control register RMWC (see
VHFWLRQ
page 62) : bits 5..4 (e.g. to ’01’ for external RAM), bit 2 equal to ’1’ for upstream or equal to
’0’ for downstream and bit 3 epual to ’1’, i.e. start of RMW.
5.
The RMW is done when bit 3 of RMWC is set to ’0’ by the AOP.
6.
Read the read transfer registers RDR0L..RDR13H (see
VHFWLRQ
RMW access on PM or DC RAM is the same as for the external RAM, besides that RMWADR
should have a value between 0 and 127 and for PMMAIN only registers WDR0L..WDR2H,
RDR0L..RDR2H, MDR0L..MDR2H are used. The entries 0..3 will be written to address LCI
defined by register RMWADR, the entries 4..7 to address LCI2 defined in entry 0. Note, that read
page
page 63).
page 60).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PXB4330E | ICs for Communications |
| PXF4222 | Interworking Controller Next Generation |
| PXF4222E | Interworking Controller Next Generation |
| PXF4225E | ATM Interworking Controller |
| PXF4333 | ABM 3G ATM Buf fer Manager |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PXB4360F | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:ICs for Communications |
| PXB4360F-V11 | 制造商:Infineon Technologies AG 功能描述:COMMUNICATION CONTENT ADDRESSABLE MEMORY ELEMENT CAME 144P-TQFP-144-2 |
| PXB-B3911 | 制造商:PARKER HANNIFIN INSTRUMENTS 功能描述:4MM NC VALVE |
| PXB-B3921 | 制造商:PARKER HANNIFIN INSTRUMENTS 功能描述:4MM NO VALVE |
| PXC.M0.2GG.NG | 功能描述:環(huán)形推拉式連接器 2P FEM R/A RCPT KEY 2NUTS GRY FNT NUT RoHS:否 制造商:Hirose Connector 產(chǎn)品類型:Connectors 系列:HR10 觸點(diǎn)類型:Socket (Female) 外殼類型:Receptacle 觸點(diǎn)數(shù)量:4 外殼大小:7 安裝風(fēng)格:Panel 端接類型:Solder 電流額定值:2 A |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。