- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378089 > PXB4350E (INFINEON TECHNOLOGIES AG) ICs for Communications PDF資料下載
參數(shù)資料
| 型號(hào)： | PXB4350E |
| 廠商： | INFINEON TECHNOLOGIES AG |
| 英文描述： | ICs for Communications |
| 中文描述： | 通信集成電路 |
| 文件頁(yè)數(shù)： | 31/185頁(yè) |
| 文件大?。?/td> | 2552K |
| 代理商： | PXB4350E |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)當(dāng)前第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)
3;%(
Data Sheet
2-31
04.2000
)XQFWLRQDO'HVFULSWLRQ
The actual F5-AIS/RDI state is indicated by bits 14..19 in Dword2 of the downstream external
Ram entry (
VHFWLRQ
page 114) and the upstream external RAM entry (
VHFWLRQ
page 102). For the actual F4-AIS/RDI state information use bits 22..27 in Dword4 of the
downstream external RAM entry (
VHFWLRQ
entry (
VHFWLRQ
page 105
). The μP is informed by the interrupts DCSTTR for downstream
F5, UCSTTR for upstream F5, DPSTTR for downstream F4 and UPSTTR for upstream F4 state
transitions (
VHFWLRQ
page 83).
Both forward and backward cell insertions are initiated by the SCAN mechanism
(see
VHFWLRQ
). All delay times given are default values, recommended by [ ]. The
PXB 4340 AOP allows to program these values in multiples of the 0.5 second SCAN period
given by the microprocessor. Therefore consider the register description of SCCONF1 (see
VHFWLRQ
page 79).
The 0.5 second SCAN period determines the insertion delay for OAM cells. If the SCAN
mechanism has passed a connection entry just before an AIS condition became true the
maximum waiting time for the next SCAN access is about 0.5 second.
page 116) and the upstream external RAM
$70/D\HU)DLOXUHV&&
The mechanism to detect failures like misrouting is the Continuity Check (CC). Its idea is to insert
dummy cells in a connection if it is inactive, i.e. if the user is not sending data cells. The dummy
cells are called CC OAM cells and are inserted at the originating end/segment point of a
connection after a one second absence of user cells. The repetition interval is also one second.
At the connection/segment endpoint the CC cells are discarded. If no user or OAM cells are
received within 3.5 seconds the Loss of Continuity (LOC) defect state is declared. Like AIS state
LOC causes the automatic insertion of VP-AIS or VC-AIS cells for the affected connections. If
LOC is detected at a terminating endpoint RDI cells are generated in backward direction.
)LJXUH
shows an example for the operation of CC: two VCCs entering a switch at ports a and
b should both be forwarded to port c. Due to misrouting within the switching fabric the cells of
VCC b are forwarded to an unconnected switch output, where they are lost without being
notified. The CC detection function at port c, however, detects the absence of user cells after the
3.5 seconds time-out and inserts VC-AIS cells for connection b.
The time values given are values recommended in [6]. The PXB 4340 AOP allows to progam
them in a wide range.
The PXB 4340 AOP supports the CC function for all 16384 connections in both up- and
downstream direction. Setting one bit in the respective connection RAM is sufficient to activate
the origination or the termination of a CC flow. This is bit 11 in Dword1 (up-/downstream) for
originating F5 segment CC, bit 10 in Dword1 (up-/downstream) for originating F5 end-to-end CC
and bit 11 in Dword4 (up-/downstream) for originating F4 segment CC (see
VHFWLRQ
98). All other actions are automatic:
At the CC origination point (see
ILJXUH
and
ILJXUH
continuous supervision of user cell stream (see
ILJXUH
, marker
)
periodic insertion of CC cells in one second intervals after one second (standard) time-out
(see
ILJXUH
, marker
)
page
):
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PXB4330E | ICs for Communications |
| PXF4222 | Interworking Controller Next Generation |
| PXF4222E | Interworking Controller Next Generation |
| PXF4225E | ATM Interworking Controller |
| PXF4333 | ABM 3G ATM Buf fer Manager |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PXB4360F | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:ICs for Communications |
| PXB4360F-V11 | 制造商:Infineon Technologies AG 功能描述:COMMUNICATION CONTENT ADDRESSABLE MEMORY ELEMENT CAME 144P-TQFP-144-2 |
| PXB-B3911 | 制造商:PARKER HANNIFIN INSTRUMENTS 功能描述:4MM NC VALVE |
| PXB-B3921 | 制造商:PARKER HANNIFIN INSTRUMENTS 功能描述:4MM NO VALVE |
| PXC.M0.2GG.NG | 功能描述:環(huán)形推拉式連接器 2P FEM R/A RCPT KEY 2NUTS GRY FNT NUT RoHS:否 制造商:Hirose Connector 產(chǎn)品類型:Connectors 系列:HR10 觸點(diǎn)類型:Socket (Female) 外殼類型:Receptacle 觸點(diǎn)數(shù)量:4 外殼大小:7 安裝風(fēng)格:Panel 端接類型:Solder 電流額定值:2 A |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。