參數(shù)資料
型號: RG82870P2
英文描述: Controller Miscellaneous - Datasheet Reference
中文描述: 控制器雜項-數(shù)據(jù)表參考
文件頁數(shù): 153/157頁
文件大?。?/td> 1407K
代理商: RG82870P2
Intel
82845MP/82845MZ Chipset-Mobile (MCH-M)
250687-002
Datasheet
95
R
3.8.16.
SSTS1 – Secondary PCI-PCI Status Register – Device #1
Address Offset:
1E-1Fh
Default Value:
02A0h
Access:
Read Only, Read/Write Clear
Size:
16 bits
SSTS1 is a 16-bit status register that reports the occurrence of error conditions associated with secondary
side (i.e. AGP side) of the “virtual” PCI-PCI bridge embedded within MCH-M.
Bit
Descriptions
15
Detected Parity Error (DPE1): This bit is set to a 1 to indicate MCH-M’s detection of a parity error in
the address or data phase of AGP bus transactions. Software sets DPE1 to 0 by writing a 1 to this bit.
14
Reserved
13
Received Master Abort Status (RMAS1): When the MCH-M terminates a Host-to-AGP with an
unexpected master abort, this bit is set to 1. Software resets this bit to 0 by writing a 1 to it.
12
Received Target Abort Status (RTAS1): When an MCH-M-initiated transaction on AGP is
terminated with a target abort, RTAS1 is set to 1. Software resets RTAS1 to 0 by writing a 1 to it.
11
Signaled Target Abort Status (STAS1): STAS1 is hardwired to a 0, since the MCH-M does not
generate target abort on AGP.
10:9
DEVSEL# Timing (DEVT1): This 2-bit field indicates the timing of the DEVSEL# signal when the
MCH-M responds as a target on AGP, and is hardwired to the value 01b (medium) to indicate the
time when a valid DEVSEL# can be sampled by the initiator of the PCI cycle.
8
Master Data Parity Error Detected (DPD1): Hardwired to 0. MCH-M does not implement G_PERR#
signal.
7
Fast Back-to-Back Capable (FB2B1): This bit is hardwired to 1, since MCH-M as a target supports
fast back-to-back transactions to different targets on the AGP interface.
6
Reserved
5
66 MHz Capable (CAP66): This bit is hardwired to 1 to indicate that AGP bus is capable of 66-MHz
operation.
4:0
Reserved
相關PDF資料
PDF描述
RH5RE36AA-T1-FA 3.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PSSO3
RH5RE56AA-T1-FA 5.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PSSO3
RE5RE36AA-TZ-FC 3.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PBCY3
RE5RE36AC-TZ-FC 3.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PBCY3
RE5RE56AA-TZ-FC 5.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PBCY3
相關代理商/技術參數(shù)
參數(shù)描述
RG82870P2 S L675 制造商:Intel 功能描述:Interface, Dual-Channel Ddr200 Memory Interface For Up To 3.2 Gb/S Memory Bandwidth
RG82870P2 S L6SU 制造商:Intel 功能描述:INTERFACE, DUAL-CHANNEL DDR200 MEMORY INTERFACE FOR UP TO 3.2 GB/S MEMORY BANDWIDTH
RG82870P2 SL6SU 制造商:Intel 功能描述:
RG-8B-96-110V 制造商:TRUMETER COMPANY INC 功能描述:Power Factor Controller
RG-8BS-96-110V 制造商:TRUMETER COMPANY INC 功能描述:Power Factor Controller