參數(shù)資料
型號: RG82870P2
英文描述: Controller Miscellaneous - Datasheet Reference
中文描述: 控制器雜項(xiàng)-數(shù)據(jù)表參考
文件頁數(shù): 154/157頁
文件大?。?/td> 1407K
代理商: RG82870P2
Intel
82845MP/82845MZ Chipset-Mobile (MCH-M)
96
Datasheet
250687-002
R
3.8.17.
MBASE1 – Memory Base Address Register – Device #1
Address Offset:
20-21h
Default Value:
FFF0h
Access:
Read/Write, Read Only
Size:
16 bits
This register controls the host to AGP non-prefetchable memory accesses routing based on the following
formula:
MEMORY_BASE1=< address =<MEMORY_LIMIT1
The upper 12 bits of the register are read/write and correspond to the upper 12 address bits A[31:20] of
the 32-bit address. The bottom 4 bits of this register are read-only and return zeros when read.
Configuration software must initialize this register. For the purpose of address decode, address bits
A[19:0] are assumed to be 0. Thus, the bottom of the defined memory address range will be aligned to a
1-MB boundary.
Bit
Description
15:4
Memory Address Base 1 (MEM_BASE1). Corresponds to A[31:20] of the memory address.
3:0
Reserved
相關(guān)PDF資料
PDF描述
RH5RE36AA-T1-FA 3.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PSSO3
RH5RE56AA-T1-FA 5.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PSSO3
RE5RE36AA-TZ-FC 3.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PBCY3
RE5RE36AC-TZ-FC 3.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PBCY3
RE5RE56AA-TZ-FC 5.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PBCY3
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
RG82870P2 S L675 制造商:Intel 功能描述:Interface, Dual-Channel Ddr200 Memory Interface For Up To 3.2 Gb/S Memory Bandwidth
RG82870P2 S L6SU 制造商:Intel 功能描述:INTERFACE, DUAL-CHANNEL DDR200 MEMORY INTERFACE FOR UP TO 3.2 GB/S MEMORY BANDWIDTH
RG82870P2 SL6SU 制造商:Intel 功能描述:
RG-8B-96-110V 制造商:TRUMETER COMPANY INC 功能描述:Power Factor Controller
RG-8BS-96-110V 制造商:TRUMETER COMPANY INC 功能描述:Power Factor Controller