- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄225036 > RG82870P2 Controller Miscellaneous - Datasheet Reference PDF資料下載
參數(shù)資料
| 型號： | RG82870P2 |
| 英文描述： | Controller Miscellaneous - Datasheet Reference |
| 中文描述： | 控制器雜項-數(shù)據(jù)表參考 |
| 文件頁數(shù)： | 23/157頁 |
| 文件大?。?/td> | 1407K |
| 代理商： | RG82870P2 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁
Intel
82845MP/82845MZ Chipset-Mobile (MCH-M)
250687-002
Datasheet
119
R
MCH-M Host Bridge
AGP
Command
C/BE[3:0]#
Encoding
Cycle Destination
Response as PCIx Target
Reserved
1111
N/A
No Response
NOTE:
N/A refers to a function that is not applicable.
As a target of an AGP cycle, the MCH-M supports all memory read and write transactions targeted at
main memory (summarized in the table above). The MCH-M supports both normal and high priority read
and write requests. The MCH-M does not support AGP cycles to the hub interface. PIPE# and SBA
cycles do not require coherency management and all AGP initiator accesses to main memory using AGP
PIPE# or SBA protocol are treated as non-snoopable cycles. These accesses are directed to the AGP
aperture in main memory that should be programmed as either uncacheable (UC) memory or write
combining (WC) in the processor’s MTRRs.
5.3.2.
AGP Transaction Ordering
The MCH-M observes transaction ordering rules as defined by the AGP Interface Specification Rev 2.0.
5.3.3.
AGP Signal Levels
The 1x/2x/4x data transfers use 1.5-V signaling levels as described in the AGP 2.0 specification.
5.3.4.
4x AGP Protocol
In addition to the 1x and 2x AGP protocol, the MCH-M supports 4x AGP read and write data transfers
and 4x sideband address. The 4x operation is compliant with the AGP 2.0 specification.
The MCH-M indicates that it supports 4x data transfers through RATE[2] (bit 2) of the AGP Status
Register. When DATA_RATE[2] of the AGP Command Register is set to 1 during system initialization,
the MCH-M performs AGP read/write data transactions using 4x protocol. This bit is not dynamic. Once
this bit is set during initialization, the data transfer rate may not be changed.
The 4x data rate transfer provides 1.06 GB/s transfer rates. The control signal protocol for the 4x data
transfer protocol is identical to 1x/2x protocol. In 4x mode 16 bytes of data are transferred on every 66-
MHz clock edge. The minimum throttleable block size remains four 66-MHz clocks, which means 64
bytes of data are transferred per block. Three additional signal pins are required to implement the 4x data
transfer protocol. These signal pins are complementary data transfer strobes for the AD bus (2) and the
SBA bus (1).
5.3.5.
Fast Writes
MCH-M supports 2x and 4x Fast Writes from the MCH-M to the graphics controller on AGP. Fast Write
operation is compliant with the AGP 2.0 specification.
The MCH-M will not generate Fast Back to Back (FB2B) cycles in 1x mode, but will generate FB2B
cycles in 2x and 4x Fast Write modes.
To use the Fast Write protocol, the Fast Write Enable configuration bit, AGPCMD[FWEN] (bit 4 of the
AGP Command Register), must be set to 1.
相關PDF資料 |
PDF描述 |
|---|---|
| RH5RE36AA-T1-FA | 3.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PSSO3 |
| RH5RE56AA-T1-FA | 5.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PSSO3 |
| RE5RE36AA-TZ-FC | 3.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PBCY3 |
| RE5RE36AC-TZ-FC | 3.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PBCY3 |
| RE5RE56AA-TZ-FC | 5.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PBCY3 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| RG82870P2 S L675 | 制造商:Intel 功能描述:Interface, Dual-Channel Ddr200 Memory Interface For Up To 3.2 Gb/S Memory Bandwidth |
| RG82870P2 S L6SU | 制造商:Intel 功能描述:INTERFACE, DUAL-CHANNEL DDR200 MEMORY INTERFACE FOR UP TO 3.2 GB/S MEMORY BANDWIDTH |
| RG82870P2 SL6SU | 制造商:Intel 功能描述: |
| RG-8B-96-110V | 制造商:TRUMETER COMPANY INC 功能描述:Power Factor Controller |
| RG-8BS-96-110V | 制造商:TRUMETER COMPANY INC 功能描述:Power Factor Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復。