<thead id="upfga"><video id="upfga"><rt id="upfga"></rt></video></thead>

    <var id="upfga"></var>
    <menu id="upfga"><xmp id="upfga"><li id="upfga"></li>
    <td id="upfga"><kbd id="upfga"></kbd></td>

    參數(shù)資料
    型號: RG82870P2
    英文描述: Controller Miscellaneous - Datasheet Reference
    中文描述: 控制器雜項(xiàng)-數(shù)據(jù)表參考
    文件頁數(shù): 20/157頁
    文件大小: 1407K
    代理商: RG82870P2
    Intel
    82845MP/82845MZ Chipset-Mobile (MCH-M)
    116
    Datasheet
    250687-002
    R
    5.2.2.
    Memory Organization and Configuration
    Refer to Section 1.3.
    5.2.2.1.
    Configuration Mechanism for SO-DIMMs
    Detection of the type of DDR installed on the SO-DIMM is supported via Serial Presence Detect
    mechanism as defined in the JEDEC 200-pin SO- DIMM specification. This uses the SCL, SDA, and
    SA[2:0] pins on the SO-DIMMs to detect the type and size of the installed SO-DIMMs. No special
    programmable modes are provided on Intel 845MP/845MZ MCH-M for detecting the size and type of
    memory installed. Type and size detection must be done via the serial presence detection pins.
    5.2.2.1.1.
    Memory Detection and Initialization
    Before any cycles to the memory interface can be supported, the Intel 845MP/845MZ MCH-M DDR
    registers must be initialized. The Intel 845MP/845MZ MCH-M must be configured for operation with
    the installed memory types. Detection of memory type and size is done via the System Management Bus
    (SMB) interface on the ICH3-M. This two-wire bus is used to extract the DDR type and size information
    from the Serial Presence Detect port on the DDR SO-DIMMs. DDR SO-DIMMs contain a 5 pin Serial
    Presence Detect interface, including SCL (serial clock), SDA (serial data) and SA[2:0]. Devices on the
    SMBus bus have a seven-bit address. For the DDR SO-DIMMs, the upper four bits are fixed at 1010.
    The lower three bits are strapped on the SA[2:0] pins. SCL and SDA are connected directly to the
    System Management Bus on the ICH3-M. Thus, data is read from the Serial Presence Detect port on the
    SO-DIMMs via a series of IO cycles to the south bridge. BIOS essentially needs to determine the size
    and type of memory used for each of the rows of memory in order to properly configure the Intel
    845MP/845MZ MCH-M memory interface.
    5.2.2.1.2.
    SMBus Configuration and Access of the Serial Presence Detect Ports
    Refer to the Intel ICH3-M Datasheet for more detail.
    5.2.2.1.3.
    Memory Register Programming
    This section provides an overview of how the required information for programming the DDR registers is
    obtained from the Serial Presence Detect ports on the SO-DIMMs. The Serial Presence Detect ports are
    used to determine Refresh Rate, MA and MD Buffer Strength, Row Type (on a row by row basis), DDR
    Timings, Row Sizes, and Row Page Sizes. The following table lists a subset of the data available
    through the onboard Serial Presence Detect ROM on each SO-DIMM.
    相關(guān)PDF資料
    PDF描述
    RH5RE36AA-T1-FA 3.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PSSO3
    RH5RE56AA-T1-FA 5.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PSSO3
    RE5RE36AA-TZ-FC 3.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PBCY3
    RE5RE36AC-TZ-FC 3.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PBCY3
    RE5RE56AA-TZ-FC 5.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PBCY3
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    RG82870P2 S L675 制造商:Intel 功能描述:Interface, Dual-Channel Ddr200 Memory Interface For Up To 3.2 Gb/S Memory Bandwidth
    RG82870P2 S L6SU 制造商:Intel 功能描述:INTERFACE, DUAL-CHANNEL DDR200 MEMORY INTERFACE FOR UP TO 3.2 GB/S MEMORY BANDWIDTH
    RG82870P2 SL6SU 制造商:Intel 功能描述:
    RG-8B-96-110V 制造商:TRUMETER COMPANY INC 功能描述:Power Factor Controller
    RG-8BS-96-110V 制造商:TRUMETER COMPANY INC 功能描述:Power Factor Controller