- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄225036 > RG82870P2 Controller Miscellaneous - Datasheet Reference PDF資料下載
參數(shù)資料
| 型號： | RG82870P2 |
| 英文描述： | Controller Miscellaneous - Datasheet Reference |
| 中文描述： | 控制器雜項(xiàng)-數(shù)據(jù)表參考 |
| 文件頁數(shù)： | 71/157頁 |
| 文件大小： | 1407K |
| 代理商： | RG82870P2 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁當(dāng)前第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁
Intel
82845MP/82845MZ Chipset-Mobile (MCH-M)
20
Datasheet
250687-002
R
2.
Signal Description
This section provides a detailed description of Intel 845MP/845MZ Chipset MCH-M signals. The signals
are arranged in functional groups according to their associated interface. The states of all of the signals
during reset are provided in the System Reset section.
The “#” symbol at the end of a signal name indicates that the active, or asserted state occurs when the
signal is at a low voltage level. When “#” is not present after the signal name, the signal is asserted when
at the high voltage level.
The following notations are used to describe the signal type:
I
Input pin
O
Output pin
I/O
Bi-directional Input/Output pin
s/t/s
Sustained Tristate. This pin is driven to its inactive state prior to tri-stating.
as/t/s
Active Sustained Tristate. This applies to some of the hub interface signals. This pin
is weakly driven to its last driven value.
The signal description also includes the type of buffer used for the particular signal:
AGTL+
Open Drain AGTL+ interface signal. Refer to the AGTL+ I/O Specification for
complete details. The Intel845MP/845MZ Chipset MCH-M integrates AGTL+
termination resistors.
AGP
AGP interface signals. These signals are compatible with AGP 2.0 1.5v Signaling
Environment DC and AC Specifications. The buffers are not 3.3v tolerant.
CMOS
CMOS buffers.
Ref
Voltage reference signal.
Note: System address and data bus signals are logically inverted signals. The actual values are inverted of what
appears on the system bus. This must be taken into account and the addresses and data bus signals must
be inverted inside the Intel 845MP/845MZ Chipset MCH-M. All processor control signals follow normal
convention. A “0” indicates an active level (low voltage) if the signal is followed by “#” symbol, and a
“1” indicates an active level (high voltage) if the signal has no “#” suffix.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RH5RE36AA-T1-FA | 3.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PSSO3 |
| RH5RE56AA-T1-FA | 5.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PSSO3 |
| RE5RE36AA-TZ-FC | 3.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PBCY3 |
| RE5RE36AC-TZ-FC | 3.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PBCY3 |
| RE5RE56AA-TZ-FC | 5.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PBCY3 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| RG82870P2 S L675 | 制造商:Intel 功能描述:Interface, Dual-Channel Ddr200 Memory Interface For Up To 3.2 Gb/S Memory Bandwidth |
| RG82870P2 S L6SU | 制造商:Intel 功能描述:INTERFACE, DUAL-CHANNEL DDR200 MEMORY INTERFACE FOR UP TO 3.2 GB/S MEMORY BANDWIDTH |
| RG82870P2 SL6SU | 制造商:Intel 功能描述: |
| RG-8B-96-110V | 制造商:TRUMETER COMPANY INC 功能描述:Power Factor Controller |
| RG-8BS-96-110V | 制造商:TRUMETER COMPANY INC 功能描述:Power Factor Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。