- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10942 > SPC5634MF1MMG80 (Freescale Semiconductor)IC MCU FLASH 1.5M 94K 208-PBGA PDF資料下載
參數(shù)資料
| 型號： | SPC5634MF1MMG80 |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 36/122頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MCU FLASH 1.5M 94K 208-PBGA |
| 標(biāo)準(zhǔn)包裝： | 90 |
| 系列： | MPC56xx Qorivva |
| 核心處理器： | e200z3 |
| 芯體尺寸： | 32-位 |
| 速度： | 80MHz |
| 連通性： | CAN，EBI/EMI，LIN，SCI，SPI，UART/USART |
| 外圍設(shè)備： | DMA，POR，PWM，WDT |
| 輸入/輸出數(shù)： | 114 |
| 程序存儲器容量： | 1.5MB（1.5M x 8） |
| 程序存儲器類型： | 閃存 |
| RAM 容量： | 94K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 4.5 V ~ 5.25 V |
| 數(shù)據(jù)轉(zhuǎn)換器： | A/D 34x12b |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | -40°C ~ 150°C |
| 封裝/外殼： | 208-BGA |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁當(dāng)前第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁
MPC5634M Microcontroller Data Sheet, Rev. 9
Overview
Freescale Semiconductor
20
— Queue_0 can bypass all prioritization, buffering and abort current conversions to start a Queue_0 conversion a
deterministic time after the queue trigger
— Streaming mode operation of Queue_0 to execute some commands several times
— Supports software and hardware trigger modes to arm a particular Queue
— Generates interrupt when command coherency is not achieved
External hardware triggers
— Supports rising edge, falling edge, high level and low level triggers
— Supports configurable digital filter
Supports four external 8-to-1 muxes which can expand the input channels to 56 channels total
2.2.15
DSPI
The deserial serial peripheral interface (DSPI) block provides a synchronous serial interface for communication between the
MPC5634M MCU and external devices. The DSPI supports pin count reduction through serialization and deserialization of
eTPU and eMIOS channels and memory-mapped registers. The channels and register content are transmitted using a SPI-like
protocol. This SPI-like protocol is completely configurable for baud rate, polarity and phase, frame length, chip select assertion,
etc. Each bit in the frame may be configured to serialize either eTPU channels, eMIOS channels or GPIO signals. The DSPI
can be configured to serialize data to an external device that supports the Microsecond Channel protocol. There are two identical
DSPI blocks on the MPC5634M MCU. The DSPI output pins support 5 V logic levels or Low Voltage Differential Signalling
(LVDS) according to the Microsecond Channel specification.
The DSPIs have three configurations:
Serial peripheral interface (SPI) configuration where the DSPI operates as an up to 16-bit SPI with support for queues
Enhanced deserial serial interface (DSI) configuration where DSPI serializes up to 32 bits with three possible sources
per bit
— eTPU, eMIOS, new virtual GPIO registers as possible bit source
— Programmable inter-frame gap in continuous mode
— Bit source selection allows microsecond channel downstream with command or data frames up to 32 bits
— Microsecond channel dual receiver mode
Combined serial interface (CSI) configuration where the DSPI operates in both SPI and DSI configurations
interleaving DSI frames with SPI frames, giving priority to SPI frames
For queued operations, the SPI queues reside in system memory external to the DSPI. Data transfers between the memory and
the DSPI FIFOs are accomplished through the use of the eDMA controller or through host software.
The DSPI supports these SPI features:
Full-duplex, synchronous transfers
Selectable LVDS Pads working at 40 MHz for SOUT and SCK pins
Master and Slave Mode
Buffered transmit operation using the TX FIFO with parameterized depth of 4 entries
Buffered receive operation using the RX FIFO with parameterized depth of 4 entries
TX and RX FIFOs can be disabled individually for low-latency updates to SPI queues
Visibility into the TX and RX FIFOs for ease of debugging
FIFO Bypass Mode for low-latency updates to SPI queues
Programmable transfer attributes on a per-frame basis:
— Parameterized number of transfer attribute registers (from two to eight)
— Serial clock with programmable polarity and phase
— Various programmable delays:
– PCS to SCK delay
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-23W-CU-S | CONVERTER MOD DC/DC 5.5V 200W |
| VI-23V-CU-S | CONVERTER MOD DC/DC 5.8V 200W |
| MC9328MXLCVP15 | IC MCU I.MXL 150MHZ 225-MAPBGA |
| SPC5604PEF0MLL6 | IC MCU 32BIT 512KB FLASH 100LQFP |
| S912XDP512J1MAL | IC MCU FLASH 112-LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SPC5634MF2MLQ80 | 制造商:Freescale Semiconductor 功能描述:SPC5634MF2MLQ80 - Bulk |
| SPC5634MF2MLQ80R | 制造商:Freescale Semiconductor 功能描述:1.5M FLASH,94K RAM,E200Z335 - Tape and Reel |
| SPC5634MF2MLU80 | 制造商:Freescale Semiconductor 功能描述:QORIVVA 32-BIT MCU, POWER ARCH CORE, 1.5MB FLASH, 80MHZ, -40 - Trays 制造商:Freescale Semiconductor 功能描述:IC MCU 32BIT 1.5MB FLASH 176QFP |
| SPC5634MF2MLU80R | 制造商:Freescale Semiconductor 功能描述:SPC5634MF2MLU80R - Tape and Reel |
| SPC5634MF2MMG80 | 制造商:Freescale Semiconductor 功能描述:QORIVVA 32-BIT MCU, POWER ARCH, 1.5MB FLASH, 80MHZ, -40/+125 - Trays 制造商:Freescale Semiconductor 功能描述:IC MCU 32BIT 1.5MB FLASH 208BGA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。