- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄10942 > SPC5634MF1MMG80 (Freescale Semiconductor)IC MCU FLASH 1.5M 94K 208-PBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | SPC5634MF1MMG80 |
| 廠(chǎng)商： | Freescale Semiconductor |
| 文件頁(yè)數(shù)： | 41/122頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC MCU FLASH 1.5M 94K 208-PBGA |
| 標(biāo)準(zhǔn)包裝： | 90 |
| 系列： | MPC56xx Qorivva |
| 核心處理器： | e200z3 |
| 芯體尺寸： | 32-位 |
| 速度： | 80MHz |
| 連通性： | CAN，EBI/EMI，LIN，SCI，SPI，UART/USART |
| 外圍設(shè)備： | DMA，POR，PWM，WDT |
| 輸入/輸出數(shù)： | 114 |
| 程序存儲(chǔ)器容量： | 1.5MB（1.5M x 8） |
| 程序存儲(chǔ)器類(lèi)型： | 閃存 |
| RAM 容量： | 94K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 4.5 V ~ 5.25 V |
| 數(shù)據(jù)轉(zhuǎn)換器： | A/D 34x12b |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | -40°C ~ 150°C |
| 封裝/外殼： | 208-BGA |
| 包裝： | 托盤(pán) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)當(dāng)前第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)
Overview
MPC5634M Microcontroller Data Sheet, Rev. 9
Freescale Semiconductor
25
— Auxiliary Output port
– 1 MCKO (message clock out) pin
– 4 MDO (message data out) pins
–2 MSEO (message start/end out) pins
–1 EVTO (event out) pin
— Auxiliary input port
– 1 EVTI (event in) pin
17-pin Full Port interface in calibration package used on VertiCal boards
— 3.3 V interface
— Auxiliary Output port
– 1 MCKO (message clock out) pin
– 4 (reduced port mode) or 12 (full port mode) MDO (message data out) pins; 8 extra full port pins shared with
calibration bus
–2 MSEO (message start/end out) pins
–1 EVTO (event out) pin
— Auxiliary input port
– 1 EVTI (event in) pin
Host processor (e200) development support features
— IEEE-ISTO 5001-2003 standard class 2 compliant
— Program trace via branch trace messaging (BTM). Branch trace messaging displays program flow discontinuities
(direct branches, indirect branches, exceptions, etc.), allowing the development tool to interpolate what transpires
between the discontinuities. Thus, static code may be traced.
— Watchpoint trigger enable of program trace messaging
— Data Value Breakpoints (JTAG feature of the e200z335 core): allows CPU to be halted when the CPU writes a
specific value to a memory location
– 4 data value breakpoints
–CPU only
– Detects ‘equal’ and ‘not equal’
– Byte, half word, word (naturally aligned)
NOTE
This feature is imprecise due to CPU pipelining.
— Subset of Power Architecture software debug facilities with OnCE block (Nexus class 1 features)
eTPU development support features
— IEEE-ISTO 5001-2003 standard class 1 compliant for the eTPU
— Nexus based breakpoint configuration and single step support (JTAG feature of the eTPU)
Run-time access to the on-chip memory map via the Nexus read/write access protocol. This feature supports accesses
for run-time internal visibility, calibration variable acquisition, calibration constant tuning, and external rapid
prototyping for powertrain automotive development systems.
All features are independently configurable and controllable via the IEEE 1149.1 I/O port
Power-on-reset status indication during reset via MDO[0] in disabled and reset modes
2.2.20.2
JTAG
The JTAGC (JTAG Controller) block provides the means to test chip functionality and connectivity while remaining transparent
to system logic when not in test mode. Testing is performed via a boundary scan technique, as defined in the IEEE 1149.1-2001
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-23W-CU-S | CONVERTER MOD DC/DC 5.5V 200W |
| VI-23V-CU-S | CONVERTER MOD DC/DC 5.8V 200W |
| MC9328MXLCVP15 | IC MCU I.MXL 150MHZ 225-MAPBGA |
| SPC5604PEF0MLL6 | IC MCU 32BIT 512KB FLASH 100LQFP |
| S912XDP512J1MAL | IC MCU FLASH 112-LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SPC5634MF2MLQ80 | 制造商:Freescale Semiconductor 功能描述:SPC5634MF2MLQ80 - Bulk |
| SPC5634MF2MLQ80R | 制造商:Freescale Semiconductor 功能描述:1.5M FLASH,94K RAM,E200Z335 - Tape and Reel |
| SPC5634MF2MLU80 | 制造商:Freescale Semiconductor 功能描述:QORIVVA 32-BIT MCU, POWER ARCH CORE, 1.5MB FLASH, 80MHZ, -40 - Trays 制造商:Freescale Semiconductor 功能描述:IC MCU 32BIT 1.5MB FLASH 176QFP |
| SPC5634MF2MLU80R | 制造商:Freescale Semiconductor 功能描述:SPC5634MF2MLU80R - Tape and Reel |
| SPC5634MF2MMG80 | 制造商:Freescale Semiconductor 功能描述:QORIVVA 32-BIT MCU, POWER ARCH, 1.5MB FLASH, 80MHZ, -40/+125 - Trays 制造商:Freescale Semiconductor 功能描述:IC MCU 32BIT 1.5MB FLASH 208BGA |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。