參數(shù)資料
型號: ST72T85A5Q6
廠商: 意法半導(dǎo)體
英文描述: 8-BIT MCU FOR RDS WITH 48K ROM, 3K RAM, ADC, TWO TIMERS, TWO SPIs, I2C AND SCI INTERFACES
中文描述: 8位微控制器48,000鐵路發(fā)展策略光盤,3K內(nèi)存,ADC,兩個(gè)定時(shí)器,2個(gè)SPI,I2C和脊髓損傷接口
文件頁數(shù): 116/117頁
文件大?。?/td> 748K
代理商: ST72T85A5Q6
116/117
ST72E85 ST72T85
CONTROL TIMING
(Cont’d)
1. The device must internally provide a hold time of at least 300 ns for the SDA signal in order to bridge
the undefined region of the falling edge of SCL
2. The maximum hold time of the START condition only has to be met if the interface does not stretch the
low period of SCL signal
Cb = total capacitance of one bus line in pF
Figure 10. Definition of Timing Terminology
I
2
C BUS INTERFACE
Parameter
Standard I
2
C
Min
Fast I
2
C
Min
Symbol
Unit
Max
Max
Bus free time between a STOP and START
condition
Hold time START condition. After this period,
the first clock pulse is generated
LOW period of the SCL clock
HIGH period of the SCL clock
Set-up time for a repeated START condition
Data hold time
Data set-up time
Rise time of both SDA and SCL signals
Fall time of both SDA and SCL signals
Set-up time for STOP condition
Capacitive load for each bus line
4.7
1.3
Tubs
m
s
4.0
0.6
Thd:sta
μ
s
4.7
4.0
4.7
0 (1)
250
1.3
0.6
0.6
0 (1)
100
Tlow
Thigh
Tsu:sta
Thd:dat
Tsu:dat
Tr
Tf
Tsu:sto
Cb
μ
s
μ
s
μ
s
μ
s
ns
ns
ns
ns
pF
0.9(2)
1000
300
20+0.1Cb
20+0.1Cb
0.6
300
300
4.0
400
400
Tbuf
Tlow Tr
Tf
Thd:sta
Tsp
Thd:sta
Thigh
Thd:dat
Tsu:dat Tsu:sta
Tsu:sto
SDA
SCL
相關(guān)PDF資料
PDF描述
ST730C08L3 PHASE CONTROL THYRISTORS
ST730C08L3L PHASE CONTROL THYRISTORS
ST730C12L0 PHASE CONTROL THYRISTORS
ST730C12L0L PHASE CONTROL THYRISTORS
ST730C12L1 PHASE CONTROL THYRISTORS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST730 制造商:IRF 制造商全稱:International Rectifier 功能描述:PHASE CONTROL THYRISTORS Hockey Puk Version
ST7-30 制造商:SUPERWORLD 制造商全稱:Superworld Electronics 功能描述:POWER TRANSFORMER
ST-7300 制造商:GC Electronics 功能描述:
ST730186-3 制造商:KEMET Corporation 功能描述: 制造商:KET 功能描述:
ST730268-1 制造商:KEMET Corporation 功能描述: 制造商:KET 功能描述: