- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385871 > ST72T85A5Q6 (意法半導(dǎo)體) 8-BIT MCU FOR RDS WITH 48K ROM, 3K RAM, ADC, TWO TIMERS, TWO SPIs, I2C AND SCI INTERFACES PDF資料下載
參數(shù)資料
| 型號(hào)： | ST72T85A5Q6 |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | 8-BIT MCU FOR RDS WITH 48K ROM, 3K RAM, ADC, TWO TIMERS, TWO SPIs, I2C AND SCI INTERFACES |
| 中文描述： | 8位微控制器48,000鐵路發(fā)展策略光盤，3K內(nèi)存，ADC，兩個(gè)定時(shí)器，2個(gè)SPI，I2C和脊髓損傷接口 |
| 文件頁(yè)數(shù)： | 39/117頁(yè) |
| 文件大?。?/td> | 748K |
| 代理商： | ST72T85A5Q6 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)當(dāng)前第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)
39/117
ST7285C
16-BIT TIMER
(Cont’d)
4.3.4 Input Capture
The timer features two input capture registers and
an input capture interrupt enable bit.
The Input Capture Registers (ICR1 and ICR2)
each consist of two 8-bit registers: the most signif-
icant byte registers (ICHR1 and ICHR2), and the
least significant byte registers (ICLR1 and ICLR2).
In the following description, the variablei may rep-
resent 1 or 2.
ICRi is a read-only registers used to latch the val-
ue of the free running counter after a defined tran-
sition is sensed by the input capture edge detector
at pin ICAPi This transition is software program-
mable through the IEDGi bit of the Timer Control
Register (TCRi). When IEDGi is set, a rising edge
triggers the capture; when IEDGi is low, the cap-
ture is triggered by a falling edge.
When an input capture occurs, the ICFi flag in the
Timer Status Register (TSR) is set. An interrupt is
requested if the interrupt enable bit, ICIE, of TCR1
is set, provided the I bit of the CCR is reset. Other-
wise, the interrupt remains pending until both con-
ditions become true. It is cleared by reading the
TSR followed by a read or write of the LSB of ICR.
The result stored in ICRi is one more than the val-
ue of the free running counter on the rising edge of
the internal processor clock preceding the active
transition on the ICAPi pin (see Figure 5). This de-
lay is required for internal synchronization. There-
fore, the timing resolution of the input capture sys-
tem is one count of the free running counter, i.e. 2,
4 or 8 internal clock cycles, depending on the clock
control bits of TCR2.
The free running counter is transferred to ICR on
each proper signal transition regardless of wheth-
er the Input Capture Flag ICFi is set or cleared.
The ICRi always contains the free running counter
value which corresponds to the most recent input
capture.
After reading the MSB of ICRi, transfer of input
capture data is inhibited until the LSB is also read.
This implies that the minimum pulse period is de-
termined by the time required to respond to the in-
terrupt and to execute the service routine.
Reading ICLRi does not inhibit transfer of counter
data. The minimum pulse period is determined by
the time required to read the least significant byte
and to perform necessary actions. There is no
conflict between reading ICRi and the running
counter transfer, since they occur on opposite
clock edges as shown in Figure 5.
ICRi is undetermined on power-on, and is not af-
fected by an external Reset. Hardware circuitry
must provide protection against generating an un-
desired input capture when changing the edge
sensitivity option of the ICAPi pin by programming
the IEDGi bit.
During HALT mode, if at least one valid input cap-
ture edge occurs on the ICAPi pin, the input cap-
ture detection circuitry is armed. This does not set
any timer flags, and does not ”wake-up” the MCU.
If the MCU is awoken by an interrupt, the input
capture flag will be active, and data corresponding
to the first valid edge during HALT mode will be
present. If HALT mode is exited by a Reset, the in-
put capture detection circuitry is reset and thus,
any active edge that occurred during HALT mode
will be lost.
Figure 21. Input Capture Timing Diagram
FF01
FF02
FF03
FF03
CPU CLOCK
÷
2
CPU CLOCK
÷
4
CPU CLOCK
÷
8
INTERNAL CLOCK T10
INTERNAL CLOCK T11
COUNTER REGISTER
ICAPi PIN
ICAPi FLAG
ICAPi REGISTER
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ST730C08L3 | PHASE CONTROL THYRISTORS |
| ST730C08L3L | PHASE CONTROL THYRISTORS |
| ST730C12L0 | PHASE CONTROL THYRISTORS |
| ST730C12L0L | PHASE CONTROL THYRISTORS |
| ST730C12L1 | PHASE CONTROL THYRISTORS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ST730 | 制造商:IRF 制造商全稱:International Rectifier 功能描述:PHASE CONTROL THYRISTORS Hockey Puk Version |
| ST7-30 | 制造商:SUPERWORLD 制造商全稱:Superworld Electronics 功能描述:POWER TRANSFORMER |
| ST-7300 | 制造商:GC Electronics 功能描述: |
| ST730186-3 | 制造商:KEMET Corporation 功能描述: 制造商:KET 功能描述: |
| ST730268-1 | 制造商:KEMET Corporation 功能描述: 制造商:KET 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。