- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄385871 > ST72T85A5Q6 (意法半導(dǎo)體) 8-BIT MCU FOR RDS WITH 48K ROM, 3K RAM, ADC, TWO TIMERS, TWO SPIs, I2C AND SCI INTERFACES PDF資料下載
參數(shù)資料
| 型號(hào)： | ST72T85A5Q6 |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | 8-BIT MCU FOR RDS WITH 48K ROM, 3K RAM, ADC, TWO TIMERS, TWO SPIs, I2C AND SCI INTERFACES |
| 中文描述： | 8位微控制器48,000鐵路發(fā)展策略光盤(pán)，3K內(nèi)存，ADC，兩個(gè)定時(shí)器，2個(gè)SPI，I2C和脊髓損傷接口 |
| 文件頁(yè)數(shù)： | 74/117頁(yè) |
| 文件大小： | 748K |
| 代理商： | ST72T85A5Q6 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)當(dāng)前第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)
74/117
ST7285C
RDS G.B.S.
(Cont’d)
4.9.3 Functional Description
4.9.3.1 Principles of Baseband Coding
Figure 34 illustrates the principles of baseband
coding. The largest element in the structure is
called a “group”. Each group contains 4 blocks of
26 bits each. Each block contains an information
word (16 bits) and a check-word (10bits).
The basic baseband data rate e is 1187.5 bits/s.
The baseband is a modified shortened cyclic code,
that means the transmitted vector c(x) is given by:
c(x) = d(x) +m(x)
*
x
10
+ {m(x)
*
x
10
}/d(x) |
mod g(x)
where, m(x) represents the 16-bit message vector:
m(x) = m
15*
x
15
+ m
14*
x
14
+...+ m
1*
x
1
+ m
0*
x
0
g(x) represents the polynomial generator:
g(x) = x
10
+ x
8
+ x
7
+ x
5
+ x
4
+ x
3
+ 1
and d(x) represents the offset word according to
the values tabulated inTable 9 below.
For more information about the theory and imple-
mentation of the modified shortened cyclic code,
please refer to the specification of the European
Broadcasting Union.
4.9.3.2 Hardware Configuration
The GBS circuit comprises the following functional
blocks; these are shown schematically in the Block
Diagram, Figure 35.
–
26-bit ShiftRegister
(SR3- SR0), mayact,either
as a straight26-bit delay orasa recirculating shift
register. On each rising edge of RDSCLK a new
RDS-bit is shifted into the register. Then, the con-
tents of theshiftregister arerotated 26 times(one
circuit) for syndrome calculation.
In error correction mode (ECM=1), the shift reg-
isteractsonlyasa circularregister.NewRDS-bits
are not shifted in. They are stored in the parallel
shift register DR0- DR3.
–
Polynomial Division
circuit, comprising a 10-bit
shift register (SY0- SY1) with feedback taps for
syndrome calculation. During the rotation of the
shift register the RDS-bits are passed serially
into the polynomial division register where the
syndrome is calculated and stored.
–
Syndrome Detection
circuit, compares the cal-
culated syndrome with a 5(6)-word syndrome
ROM. The output consists of the block code
BL[2:0] and the VSI flag with its associated inter-
rupt. VSI is high when a validsyndrome is detect-
ed. Detection of offset syndrome, E, is enabled
by control bit US.
–
5-bitCounter
(CNA),countsdown onevery rising
edge ofRDSCLK.The counterreloadregistercan
be written by software. On zero count, it restarts
immediately with the value of the reload register
and can generate aninterrupt on zero count. This
counter is used as RDS-bit counter (26...1).
–
2-bit Counter
(CNB), counts down on every zero
count of CNA. The counter can be written by soft-
ware. CNB is running free and can generate an
interrupt. This counter is used as RDS-block
counter (3...1)
–
Timing Generator
block comprising a modulo-
28 counter with end stops and some combina-
tional logic. The modulo-28 counter is used to
generate one shift clock, 26 rotate clocks and
one end of calculation clock. In error correction
mode (ECM=1) the shift clock is masked.
–
26-bit RDSDAT
register (DR3-DR0), in parallel
to shiftregister SR3-SR1. It works in straight shift
mode only. On each rising edge of the RDSCLK
the RDSDAT-bit is shifted into the register. This
register is used for temporary block storage dur-
ing error correction.
–
26-bit QUALITY
register (QR3-QR0), works in
straight shift mode only. On each rising edge of
the RDSCLK the QUALITY bit coming from the
demodulator is shifted into the register.
Table 9. Offset Words and their corresponding Syndromes
Offset
(block)
A
B
C
C’
D
E
WRONG
Block code
BL
2
BL
1
BL
0
0 1 0
0 0 1
1 0 0
0 0 0
0 1 1
1 0 1
1 1 1
Offset word
d
9
,d
8
,d
7
,...,d
0
0011111100
0110011000
0101101000
1101010000
0110110100
0000000000
all others
Syndrome
d
9
,d
8
,d
7
,...,d
0
1111011000
1111010100
1001011100
1111001100
1001011000
0000000000
all others
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ST730C08L3 | PHASE CONTROL THYRISTORS |
| ST730C08L3L | PHASE CONTROL THYRISTORS |
| ST730C12L0 | PHASE CONTROL THYRISTORS |
| ST730C12L0L | PHASE CONTROL THYRISTORS |
| ST730C12L1 | PHASE CONTROL THYRISTORS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ST730 | 制造商:IRF 制造商全稱(chēng):International Rectifier 功能描述:PHASE CONTROL THYRISTORS Hockey Puk Version |
| ST7-30 | 制造商:SUPERWORLD 制造商全稱(chēng):Superworld Electronics 功能描述:POWER TRANSFORMER |
| ST-7300 | 制造商:GC Electronics 功能描述: |
| ST730186-3 | 制造商:KEMET Corporation 功能描述: 制造商:KET 功能描述: |
| ST730268-1 | 制造商:KEMET Corporation 功能描述: 制造商:KET 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。