參數(shù)資料
型號(hào): ST72T85A5Q6
廠商: 意法半導(dǎo)體
英文描述: 8-BIT MCU FOR RDS WITH 48K ROM, 3K RAM, ADC, TWO TIMERS, TWO SPIs, I2C AND SCI INTERFACES
中文描述: 8位微控制器48,000鐵路發(fā)展策略光盤,3K內(nèi)存,ADC,兩個(gè)定時(shí)器,2個(gè)SPI,I2C和脊髓損傷接口
文件頁(yè)數(shù): 76/117頁(yè)
文件大?。?/td> 748K
代理商: ST72T85A5Q6
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)當(dāng)前第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)
76/117
ST7285C
RDS G.B.S.
(Cont’d)
GS_CNT - Count Register
b7-6 =
CNB[1;0]
free-running 2-bit counter used
as block/order counter. It is decremented on zero-
count of CNA[4:0]. The zero-counts of CNA and
CNB are used for counter interrupt generation. Re-
set Value equals one.
b5 =
SYNC:
Set to “1” whenever CNA[4;0] reach-
es a zero-count. it is valid for one period of
RDSCLK. Read only. SYNC flag is used when a
counter interrupt is desired on every RDSCLK
(used for general timing or ARI filter service), while
the BLK-SYNC interrupt service is performed eve-
ry 26 bits (CNA=26).
b4-0 =
CNA[4:0]:
5-bit r/w autoreload counter;
used as RDS bit counter It is decremented on
every rising edge of RDSCLK. When writing to
CNA, both a latch and the counter itself are writ-
ten. Immediately after reaching zero-count, the
contents of the latch are loaded back into the
counter (autoreload), so the zero-count state can
never be read by software. The zero-count of CNA
is used for counter interrupt generation. Reset Val-
ue equals one.
GS_INT - Interrupt Register
b7 =
CAL
: Start Calculation.Writing a “1” into CAL
leads to a new syndrome calculation. CAL is al-
ways read as “0”. Used in software error correc-
tion.
b6 =
CAR:
Calculation Running Set to “1” by writ-
ing CAL=1. It returns to “0” when the syndrome
calculation is complete (VSI valid). Read only.
Used in software error correction.
b5 =
ECM:
Error Correction Mode.If error correc-
tion by software is to be performed, ECM must be
set to “1”. This suppresses both shift and rotate
clocks for shift registers SR3-SR0, making them
available for software-triggered syndrome calcula-
tions which may require more than one RDSCLK
period. On completion of a correction, ECM must
be reset to “0” and the current status of SR3-SR0
must be retrieved from the shadow registers DR3-
DR0 by a copy routine.
b4 =
VSI:
Valid Syndrome Interrupt This flag is set
to “1” when the block code (BL[2:0]) is equal to one
of the six valid syndromes. Otherwise, it is reset to
“0”. VSI is valid on completion of a syndrome cal-
culation, for one period of RDSCLK. However, VSI
must be reset by software at the end of the inter-
rupt service routine. VSI and CNI interrupts are
ORed to the active-high level interrupt, ITSYNC.
b3 =
VSE:
Valid Syndrome interrupt Enable.Set-
ting VSE to “1” enables the VSI interrupt.
b2 =
CNI
: Counter Interrupt This flag is set to
“1”on the zero-count of CNA/CNB or on the rising
edge of RDSCLK, depending on the setting of
CNE[1:0]. CNI is valid on completion of the syn-
drome calculation, for one period of RDSCLK.
However, CNI must be reset by software at the
end of the interrupt service routine. VSI and CNI
interrupts are ORed to the active high level inter-
rupt ITSYNC.
b1,0 =
CNE[1:0]
. Enables and selects the counter
interrupt, see Table 11 below:
Table 11. Counter Interrupt Source Selection
DR0 - RDSDAT Register 0
b7,6 =
DR[1:0]
. Receives RDSDAT sequence.
b5 = reserved, always read as “0”.
b4 =
MQE:
Multiple Quality Error Set to “1” when
2 or more low quality bit are detected during the
last block (26 bits). MQE is valid for one period of
RDSCLK, starting with CNA zero-count and is re-
set by hardware at the end of this period.
b3 =
SQE:
Single Quality Error Set to “1” when a
low quality bit is detected during the last block (26
bits). SQE is valid for one period of RDSCLK,
starting with CNA zero-count and is reset by hard-
ware at the end of this period.
b2 =
QAL
. Transparent QUALITY input signal
from RDS demodulator; read only.
b1 =
RCL
. Transparent RDSCLK input signal from
RDS demodulator; read only.
b0 =
RDA
. Transparent RDSDAT input signal from
RDS demodulator; read only.
DRx - RDS Data Registers
DR1.
b7-0 contain bits 9-2 of a received RDSDAT
sequence.
DR2.
b7-0 contain bits 17-10 of a received RDS-
DAT sequence.
DR3.
b7-0 contain bits 18-25 of a received RDS-
DAT sequence.
CNE1
0
CNE0
0
Counter Interrupt Source Selection
counter interrupt disabled
counter interrupt onevery rising edge
of RDSCLK
counter interrupt on CNA zero-count
state
counter interrupt on CNA & CNB zero
count states
0
1
1
0
1
1
相關(guān)PDF資料
PDF描述
ST730C08L3 PHASE CONTROL THYRISTORS
ST730C08L3L PHASE CONTROL THYRISTORS
ST730C12L0 PHASE CONTROL THYRISTORS
ST730C12L0L PHASE CONTROL THYRISTORS
ST730C12L1 PHASE CONTROL THYRISTORS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST730 制造商:IRF 制造商全稱:International Rectifier 功能描述:PHASE CONTROL THYRISTORS Hockey Puk Version
ST7-30 制造商:SUPERWORLD 制造商全稱:Superworld Electronics 功能描述:POWER TRANSFORMER
ST-7300 制造商:GC Electronics 功能描述:
ST730186-3 制造商:KEMET Corporation 功能描述: 制造商:KET 功能描述:
ST730268-1 制造商:KEMET Corporation 功能描述: 制造商:KET 功能描述: