www.ti.com
TMS320TCI6482
Communications Infrastructure Digital Signal Processor
SPRS246F–APRIL 2005–REVISED MAY 2007
Table 8-4. EDMA3 Channel Controller Registers (continued)
HEX ADDRESS RANGE
02A0 01DC
02A0 01E0
02A0 01E4
02A0 01E8
02A0 01EC
02A0 01F0
02A0 01F4
02A0 01F8
02A0 01FC
02A0 0200
02A0 0204
02A0 0208
02A0 020C
02A0 0210 - 02A0 021C
02A0 0220 - 02A0 023C
02A0 0240
02A0 0244
02A0 0248
02A0 024C
02A0 0250
02A0 0254
02A0 0258
02A0 025C
02A0 0260
02A0 0264 - 02A0 0280
02A0 0284
02A0 0288 - 02A0 02FC
02A0 0300
02A0 0304
02A0 0308
02A0 030C
02A0 0310
02A0 0314
02A0 0318
02A0 031C
02A0 0320
02A0 0324 - 02A0 033C
02A0 0340
02A0 0344
02A0 0348
02A0 034C
02A0 0350
02A0 0354
02A0 0358
02A0 035C
02A0 0360
02A0 0364
ACRONYM
DCHMAP55
DCHMAP56
DCHMAP57
DCHMAP58
DCHMAP59
DCHMAP60
DCHMAP61
DCHMAP62
DCHMAP63
QCHMAP0
QCHMAP1
QCHMAP2
QCHMAP3
-
-
DMAQNUM0
DMAQNUM1
DMAQNUM2
DMAQNUM3
DMAQNUM4
DMAQNUM5
DMAQNUM6
DMAQNUM7
QDMAQNUM
-
QUEPRI
-
EMR
EMRH
EMCR
EMCRH
QEMR
QEMCR
CCERR
CCERRCLR
EEVAL
-
DRAE0
DRAEH0
DRAE1
DRAEH1
DRAE2
DRAEH2
DRAE3
DRAEH3
DRAE4
DRAEH4
REGISTER NAME
DMA Channel 55 Mapping Register
DMA Channel 56 Mapping Register
DMA Channel 57 Mapping Register
DMA Channel 58 Mapping Register
DMA Channel 59 Mapping Register
DMA Channel 60 Mapping Register
DMA Channel 61 Mapping Register
DMA Channel 62 Mapping Register
DMA Channel 63 Mapping Register
QDMA Channel 0 Mapping Register
QDMA Channel 1 Mapping Register
QDMA Channel 2 Mapping Register
QDMA Channel 3 Mapping Register
Reserved
Reserved
DMA Queue Number Register 0
DMA Queue Number Register 1
DMA Queue Number Register 2
DMA Queue Number Register 3
DMA Queue Number Register 4
DMA Queue Number Register 5
DMA Queue Number Register 6
DMA Queue Number Register 7
QDMA Queue Number Register
Reserved
Queue Priority Register
Reserved
Event Missed Register
Event MissedRegister High
Event Missed Clear Register
Event Missed Clear Register High
QDMA Event Missed Register
QDMA Event Missed Clear Register
EDMA3CC Error Register
EDMA3CC Error Clear Register
Error Evaluate Register
Reserved
DMA Region Access Enable Register for Region 0
DMA Region Access Enable Register High for Region 0
DMA Region Access Enable Register for Region 1
DMA Region Access Enable Register High for Region 1
DMA Region Access Enable Register for Region 2
DMA Region Access Enable Register High for Region 2
DMA Region Access Enable Register for Region 3
DMA Region Access Enable Register High for Region 3
DMA Region Access Enable Register for Region 4
DMA Region Access Enable Register High for Region 4
Submit Documentation Feedback
C64x+ Peripheral Information and Electrical Specifications
111