www.ti.com
TMS320TCI6482
Communications Infrastructure Digital Signal Processor
SPRS246F–APRIL 2005–REVISED MAY 2007
8.7.3.7
PLL Controller Status Register
The PLL controller status register (PLLSTAT) shows the PLL controller status. PLLSTAT is shown in
Figure 8-17
and described in
Table 8-25
.
31
16
Reserved
R-0
15
1
0
Reserved
GOSTAT
R-0
R-0
LEGEND:
R/W = Read/Write; R = Read only; -
n
= value after reset
Figure 8-17. PLL Controller Status Register (PLLSTAT) [Hex Address: 029A 013C]
Table 8-25. PLL Controller Status Register (PLLSTAT) Field Descriptions
Bit
31:1
0
Field
Reserved
GOSTAT
Value
0
Description
Reserved. The reserved bit location is always read as 0. A value written to this field has no effect.
GO operation status.
GO operation is not in progress. SYSCLK divide ratios are not being changed.
GO operation is in progress. SYSCLK divide ratios are being changed.
0
1
Submit Documentation Feedback
C64x+ Peripheral Information and Electrical Specifications
143