www.ti.com
TMS320TCI6482
Communications Infrastructure Digital Signal Processor
SPRS246F–APRIL 2005–REVISED MAY 2007
Table 8-100. PCI Back End Configuration Registers
DSP ACCESS
HEX ADDRESS RANGE
02C0 0000 - 02C0 000F
02C0 0010
02C0 0014
02C0 0018 - 02C0 001F
02C0 0020
02C0 0024
02C0 0028 - 02C0 002F
02C0 0030
02C0 0034
02C0 0038
02C0 003C - 02C0 00FF
02C0 0100
02C0 0104
02C0 0108
02C0 010C
02C0 0110
02C0 0114
02C0 0118
02C0 011C
02C0 0120
02C0 0124
02C0 0128 - 02C0 012B
02C0 012C
02C0 0130
02C0 0134
02C0 0138 - 02C0 013B
02C0 013C
02C0 0140 - 02C0 017F
02C0 0180
02C0 0184 - 02C0 01BF
02C0 01C0
02C0 01C4
02C0 01C8
02C0 01CC
02C0 01D0
02C0 01D4
02C0 01D8 - 02C0 01DF
02C0 01E0
02C0 01E4
02C0 01E8
02C0 01EC
02C0 01F0
02C0 01F4
02C0 01F8 - 02C0 02FF
02C0 0300
02C0 0304
ACRONYM
DSP ACCESS REGISTER NAME
-
Reserved
PCI Status Set Register
PCI Status Clear Register
Reserved
PCI Host Interrupt Enable Set Register
PCI Host Interrupt Enable Clear Register
Reserved
PCI Back End Application Interrupt Enable Set Register
PCI Back End Application Interrupt Enable Clear Register
PCI Back End Application Clock Management Register
Reserved
PCI Vendor ID/Device ID Mirror Register
PCI Command/Status Mirror Register
PCI Class Code/Revision ID Mirror Register
PCI BIST/Header Type/Latency Timer/Cacheline Size Mirror Register
PCI Base Address Mask Register 0
PCI Base Address Mask Register 1
PCI Base Address Mask Register 2
PCI Base Address Mask Register 3
PCI Base Address Mask Register 4
PCI Base Address Mask Register 5
Reserved
PCI Subsystem Vendor ID/Subsystem ID Mirror Register
Reserved
PCI Capabilities Pointer Mirror Register
Reserved
PCI Max Latency/Min Grant/Interrupt Pin/Interrupt Line Mirror Register
Reserved
PCI Slave Control Register
Reserved
PCI Slave Base Address 0 Translation Register
PCI Slave Base Address 1 Translation Register
PCI Slave Base Address 2 Translation Register
PCI Slave Base Address 3 Translation Register
PCI Slave Base Address 4 Translation Register
PCI Slave Base Address 5 Translation Register
Reserved
PCI Base Address Register 0 Mirror Register
PCI Base Address Register 1 Mirror Register
PCI Base Address Register 2 Mirror Register
PCI Base Address Register 3 Mirror Register
PCI Base Address Register 4 Mirror Register
PCI Base Address Register 5 Mirror Register
Reserved
PCI Master Configuration/IO Access Data Register
PCI Master Configuration/IO Access Address Register
PCISTATSET
PCISTATCLR
-
PCIHINTSET
PCIHINTCLR
-
PCIBINTSET
PCIBINTCLR
PCIBCLKMGT
-
PCIVENDEVMIR
PCICSRMIR
PCICLREVMIR
PCICLINEMIR
PCIBAR0MSK
PCIBAR1MSK
PCIBAR2MSK
PCIBAR3MSK
PCIBAR4MSK
PCIBAR5MSK
-
PCISUBIDMIR
-
PCICPBPTRMIR
-
PCILGINTMIR
-
PCISLVCNTL
-
PCIBAR0TRL
PCIBAR1TRL
PCIBAR2TRL
PCIBAR3TRL
PCIBAR4TRL
PCIBAR5TRL
-
PCIBAR0MIR
PCIBAR1MIR
PCIBAR2MIR
PCIBAR3MIR
PCIBAR4MIR
PCIBAR5MIR
-
PCIMCFGDAT
PCIMCFGADR
C64x+ Peripheral Information and Electrical Specifications
222
Submit Documentation Feedback