參數(shù)資料
型號(hào)： TVP3010-85
廠商： Texas Instruments, Inc.
英文描述： Hardware Cursor, GAMMA Correction VIP(85MHz,高/寬光標(biāo)，伽馬校正，視頻接口調(diào)色板)
中文描述： 硬件光標(biāo)，伽瑪校正貴賓（85MHz，高/寬光標(biāo)，伽馬校正，視頻接口調(diào)色板）
文件頁(yè)數(shù)： 30/100頁(yè)
文件大?。?/td> 571K
代理商： TVP3010-85
2–16
Table 2–6. Multiplex Mode and Bus-Width Selection (Continued)
MODE
SUB-
MODE
MULTIPLEX-
CONTROL
REGISTER 1
(HEX)
MULTIPLEX-
CONTROL
REGISTER 2
(HEX)
DATA
BITS
PER
PIXEL
(see
Note 8)
PIXEL-
BUS
WIDTH
MULTI-
PLEX
RATIO
(see
Note 9)
OVERLAY
BITS
PER
PIXEL
TABLE
REFERENCE
(see
Note 10)
Direct
1
06
1B
24
32
1
8
d1
24-bit
07
1B
24
32
1
8
d3
2
(5–6–5)
XGA
05
02
16
16
1
NA
d5
05
03
16
32
2
NA
d6
3
(5–5–5)
TARGA
04
02
15
16
1
1
d8
04
03
15
32
2
1
d9
4
16-bit
(6–6–4)
03
02
16
16
1
NA
d11
03
03
16
32
2
NA
d12
5
12-bit
(4–4–4)
9. Data bits per pixel is the number of bits of pixel port information used as color data for each displayed pixel,
often referred to as the number of bit planes.
10. Multiplex ratio indicates the number of pixels per bus load or the number of pixels associated with each
LCLK (load clock) pulse. For example, with a 32-bit pixel bus width and 8 bit planes, each bus load consists
of four pixels. In a typical implementation, the LCLK signal is either connected to or derived from RCLK.
Therefore, the RCLK divide ratio must be chosen as a function of the multiplex mode selected. The RCLK
divide ratio is not automatically set by mode selection but must be programmed in the output clock selection
register by the user.
11. This column is a reference to Tables 2–8 through 2–11, where the actual manipulation of pixel information
and pixel latching sequences are illustrated for each of the multiplexing modes.
12. It is recommended that all unused input terminals be connected to ground to conserve power.
13. Multiplex-control register 2 bit 7 enables (logic 1) and disables (logic 0 ) the VGA port. If auxiliary-window
or port-select switching is to be done involving the VGA port, this bit needs to be set to a logic 1 as well as
programming for the correct direct-color mode. For example, if auxiliary windowing is to be done with
direct-color submode 1 (32-bit pixel bus) and VGA, instead of programming 1B (hex), multiplex-control
register 2 should be programmed to 9B (hex). If only VGA pass-through is desired, the values should be
programmed for VGA mode as indicated in Table 2–6. If only VGA pass-through is desired, the values
should be programmed as indicated in Table 2–6 for VGA mode.
01
12
12
16
1
4
d14
01
13
12
32
2
4
d15
NOTES:
相關(guān)PDF資料
PDF描述
TVP3010C Video Interface Palette
TVP3010M Video Interface Palette
TVP3020-175 Video Interface PALETTE(視頻接口調(diào)色器)
TVP3020-135 Video Interface PALETTE(視頻接口調(diào)色器)
TVP3025-135 Video Interface PALETTE(三PLL，視頻接口調(diào)色器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TVP3010-85FN 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Video DAC with Color Palette (RAMDAC)
TVP3010-85FNR 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:Video Interface Palette
TVP3010C 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:Video Interface Palette
TVP3010M 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:Video Interface Palette
TVP3020 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:Video Interface Palette
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*