- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361790 > W6692A TE Mode S/T Controller with PCI 2.2 Interface and ACPT PDF資料下載
參數(shù)資料
| 型號： | W6692A |
| 英文描述： | TE Mode S/T Controller with PCI 2.2 Interface and ACPT |
| 中文描述： | TE模S / T的2.2與PCI控制器接口和ACPT |
| 文件頁數(shù)： | 55/101頁 |
| 文件大?。?/td> | 851K |
| 代理商： | W6692A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁當前第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁
W6692A
Publication Release Date: July 2000
- 55 -
Revision A1
RMB Receive Message Aborted
A "1" means that a sequence of seven 1's was received and the frame is aborted. Software must
issue RRST command to reset the receiver.
Note
: Normally D_RSTA register should be read by the microprocessor after a D_RME interrupt. The contents of D_RSTA are valid
only after a D_RME interrupt and remain valid until the frame is acknowledged via a RACK bit.
8.1.12 D_ch SAPI Address Mask D_SAM Read/Write Address 2CH/0BH
Value after reset: 00H
7
6
5
4
3
2
1
0
SAM7
SAM6
SAM5
SAM4
SAM3
SAM2
SAM1
SAM0
This register masks(disables) the first byte address comparison of the incoming frame. If the mask bit
is "1" the corresponding bit comparisons with D_SAP1, D_SAP2 are disabled. Comparison with
SAPG is always performed.
Note
: For the LAPD frame, the least significant two bits are the C/R bit and EA = 0 bit. It is suggested that the comparison with C/R
bit be masked. EA = 0 for two octet address frame e.g LAPD, EA = 1 for one octet address frame.
8.1.13 D_ch SAPI1 Register
D_SAP1 Read/Write Address 30H/0CH
Value after reset: 00H
7
6
5
4
3
2
1
0
SA17
SA16
SA15
SA14
SA13
SA12
SA11
SA10
This register contains the first choice of the first byte address of received frame. For LAPD frame,
SA17 - SA12 is the SAPI value, SA11 is C/R bit and SA10 is zero.
8.1.14 D_ch SAPI2 Register
D_SAP2
Read/Write Address 34H/0DH
Value after reset: 00H
7
6
5
4
3
2
1
0
SA27
SA26
SA25
SA24
SA23
SA22
SA21
SA20
This register contains the second choice of the first byte address of received frame. For LAPD frame,
SA27 - SA22 is the SAPI value, SA21 is C/R bit and SA20 is zero.
8.1.15 D_ch TEI Address Mask D_TAM Read/Write Address 38H/0EH
Value after reset: 00H
7
6
5
4
3
2
1
0
TAM7
TAM6
TAM5
TAM4
TAM3
TAM2
TAM1
TAM0
相關PDF資料 |
PDF描述 |
|---|---|
| W6692ACD | ISDN LINE INTERFACE|BASIC|CMOS|QFP|100PIN|PLASTIC |
| W6692ACF | ISDN LINE INTERFACE|BASIC|CMOS|QFP|100PIN|PLASTIC |
| W6694A | TE Mode S/T Controller with USB 1.1 Interface |
| W6694CD | USB Bus ISDN S/T-Controller |
| W7020 | Telecommunication IC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| W6692ACD | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ISDN LINE INTERFACE|BASIC|CMOS|QFP|100PIN|PLASTIC |
| W6692ACF | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ISDN LINE INTERFACE|BASIC|CMOS|QFP|100PIN|PLASTIC |
| W6694 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:USB Bus ISDN S/T-Controller |
| W6694A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TE Mode S/T Controller with USB 1.1 Interface |
| W6694CD | 制造商:WINBOND 制造商全稱:Winbond 功能描述:USB Bus ISDN S/T-Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復。