參數(shù)資料
型號(hào): WEDPNF8M721V-XBX
英文描述: 8Mx72 Synchronous DRAM + 8Mb Flash Mixed Module(8Mx72同步動(dòng)態(tài)RAM+8M位閃速存儲(chǔ)器混合型模塊)
中文描述: 8Mx72同步DRAM 8MB閃存的混合模塊(8Mx72同步動(dòng)態(tài)RAM的800萬(wàn)位閃速存儲(chǔ)器混合型模塊)
文件頁(yè)數(shù): 24/42頁(yè)
文件大?。?/td> 686K
代理商: WEDPNF8M721V-XBX
24
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
WEDPNF8M721V-XBX
LEGEND:
X = Don't Care
RA = Address of the memory location to be read.
RD = Data read from location RA during read operation.
PA = Address of the memory location to be programmed. Addresses are latched on the falling edge of the FWE or FCS pulse, whichever occurs first.
PD = Data to be programmed at location PA. Data is latched on the rising edge of FWE or FCS pulse, whichever occurs first.
SA = Address of the sector to be erased. The combination of FA
18
-
12
will uniquely select any sector.
NOTES:
1. Bus operations are defined in Table 3.
2. All values are in hexadecimal.
3. Except when reading array or autoselect data, all bus cycles are write operations.
4. Address bits FA
18
-
11
= don’t care for unlock and command cycles, unless PA or SA is required.
5. No unlock or command cycles required when reading array data.
6. The Reset command is required to return to reading array data when device is in the autoselect mode, or if FD
5
goes high (while the device is providing status data).
7. The fourth cycle of the autoselect command sequence is a read cycle.
8. The data is 00h for an unprotected sector and 01h for a protected sector.
9. The Unlock Bypass command is required prior to the Unlock Bypass Program command.
10.The Unlock Bypass Reset command is required to return to reading array data when the device is in the Unlock Bypass mode.
11.The system may read and program in non-erasing sectors, or enter the autoselect mode, when in the Erase Suspend mode. The Erase Suspend command is valid only
during a sector erase operation.
12.The Erase Resume command is valid only during the Erase Suspend mode.
13.Data bots FD
8-15
are don’t cares for unlock and command cycles.
TABLE 7 - COMMAND DEFINITIONS
Bus Cycles (Notes 2, 3, 4, 13)
First Bus
Cycle
Second Bus
Cycle
Third Bus
Cycle
Fourth Bus
Cycle
Fifth Bus
Cycle
Sixth Bus
Cycle
Addr
RA
Data
RD
Addr
Data
Addr
Data
Addr
Data
Addr
Data
Addr
Data
Read (Note 5)
1
Reset (Note 6)
Device ID,
Bottom Boot Block
A
1
XXX
F0
Byte
Word
Byte
4
AAA
555
AAA
AA
555
2AA
555
55
AAA
555
AAA
90
X02
X01
(SA)
X04
(SA)
X02
5B
225B
XX00
01
XX00
XX01
4
AA
55
90
Word
555
2AA
555
Program
Byte
Word
Byte
Word
4
AAA
555
AAA
555
XXX
AA
555
2AA
555
2AA
PA
55
AAA
555
AAA
555
A0
PA
PD
Unlock Bypass
3
AA
55
20
Unlock Bypass Program (Note 9)
2
A0
PD
Unlock Bypass Reset (Note10)2
XXX
90
PA
00
Chip Erase
Byte
Word
Byte
Word
6
AAA
555
AAA
555
XXX
AA
555
2AA
555
2AA
55
AAA
555
AAA
555
80
AAA
555
AAA
555
AA
555
2AA
555
2AA
55
AAA
555
10
Sector Erase
6
AA
55
80
AA
55
SA
30
Erase Suspended (Note 11)
1
B0
Erase Resume (Note 12)
1
XXX
30
Bus
Write
Cycles
Req'd
Command
Sequence
(Note 1)
Sector Protect
Verify (Note 7,8)
相關(guān)PDF資料
PDF描述
WEDPNF8M722V-XBX 8Mx72 Synchronous DRAM + 16Mb Flash Mixed Module(8Mx72同步動(dòng)態(tài)RAM+16M位閃速存儲(chǔ)器混合型模塊)
WEDPS512K32V-XBX SRAM MCP
WEDPS512K32-XBX SRAM MCP
WEDPY256K72V-XBX SSRAM MCP
WEDPZ512K72S-XBX NBL SSRAM MCP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
WEDPNF8M722V-1010BC 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:8Mx72 Synchronous DRAM + 16Mb Flash Mixed Module Multi-Chip Package
WEDPNF8M722V-1010BI 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:8Mx72 Synchronous DRAM + 16Mb Flash Mixed Module Multi-Chip Package
WEDPNF8M722V-1010BM 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:8Mx72 Synchronous DRAM + 16Mb Flash Mixed Module Multi-Chip Package
WEDPNF8M722V-1012BC 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:8Mx72 Synchronous DRAM + 16Mb Flash Mixed Module Multi-Chip Package
WEDPNF8M722V-1012BI 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:8Mx72 Synchronous DRAM + 16Mb Flash Mixed Module Multi-Chip Package