32
DS077-3 (v3.0) August 9, 2013
Product Specification
Spartan-IIE FPGA Family: DC and Switching Characteristics
R
— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE —
Recommended Operating Conditions
DC Characteristics Over Operating Conditions
Symbol
Description
Min
Max
Units
TJ
Junction temperature
Commercial
0
85
°C
Industrial
–40
100
°C
VCCINT
Supply voltage relative to GND(1)
Commercial
1.8 – 5%
1.8 + 5%
V
Industrial
1.8 – 5%
1.8 + 5%
V
VCCO
Supply voltage relative to GND(2)
Commercial
1.2
3.6
V
Industrial
1.2
3.6
V
TIN
Input signal transition time(3)
-
250
ns
Notes:
1.
Functional operation is guaranteed down to a minimum VCCINT of 1.62V (Nominal VCCINT –10%). For every 50 mV reduction in
VCCINT below 1.71V (nominal VCCINT –5%), all delay parameters increase by approximately 3%.
2.
Minimum and maximum values for VCCO vary according to the I/O standard selected.
3.
Symbol
Description
Min
Typ
Max
Units
VDRINT
Data retention VCCINT voltage (below which configuration data may
be lost)
1.5
-
V
VDRIO
Data retention VCCO voltage (below which configuration data may be
lost)
1.2
-
V
ICCINTQ
Quiescent VCCINT supply current(1)
XC2S50E
Commercial
-
10
200
mA
Industrial
-
10
200
mA
XC2S100E
Commercial
-
10
200
mA
Industrial
-
10
200
mA
XC2S150E
Commercial
-
10
300
mA
Industrial
-
10
300
mA
XC2S200E
Commercial
-
10
300
mA
Industrial
-
10
300
mA
XC2S300E
Commercial
-
12
300
mA
Industrial
-
12
300
mA
XC2S400E
Commercial
-
15
300
mA
Industrial
-
15
300
mA
XC2S600E
Commercial
-
15
400
mA
Industrial
-
15
400
mA
ICCOQ
Quiescent VCCO supply current(1)
-
2
mA
IREF
VREF current per VREF pin
-
20
μA
IL
Input or output leakage current per pin
–10
-
+10
μA
CIN
Input capacitance (sample tested)
TQ, PQ, FG, FT packages
-
8
pF
IRPU
Pad pull-up (when selected) @ VIN = 0V, VCCO = 3.3V
(sample tested)(2)
-
0.25
mA
IRPD
Pad pull-down (when selected) @ VIN = 3.6V (sample tested)(2)
-
0.25
mA
Notes:
1.
With no output current loads, no active input pull-up resistors, all I/O pins 3-stated and floating.
2.
Internal pull-up and pull-down resistors guarantee valid logic levels at unconnected input pins. These pull-up and pull-down resistors
do not provide valid logic levels when input pins are connected to other circuits.