- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3763 > XR88C681CJ-F (Exar Corporation)IC UART CMOS DUAL 44PLCC PDF資料下載
參數(shù)資料
| 型號： | XR88C681CJ-F |
| 廠商： | Exar Corporation |
| 文件頁數(shù)： | 72/101頁 |
| 文件大小： | 0K |
| 描述： | IC UART CMOS DUAL 44PLCC |
| 標準包裝： | 27 |
| 特點： | * |
| 通道數(shù)： | 2，DUART |
| FIFO's： | 1 字節(jié)，3 字節(jié) |
| 電源電壓： | 4.75 V ~ 5.25 V |
| 帶并行端口： | 是 |
| 帶CMOS： | 是 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 44-LCC（J 形引線） |
| 供應商設備封裝： | 44-PLCC（16.59x16.59） |
| 包裝： | 管件 |
| 其它名稱： | 1016-1327-5 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁當前第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁
XR88C681
72
Rev. 2.11
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Channel Mode
Tx RTS
Control
CTS Enable
Tx
Bit Length
00 = Normal
01 = Auto Echo
10 = Local Loop
11 = Remote Loop
0 = No
1 = Yes
0 = No
1 = Yes
0 = 0.563
1 = 0.625
2 = 0.688
3 = 0.750
4 = 0.813
5 = 0.875
6 = 0.938
7 = 1.000
8 = 1.563
9 = 1.625
A = 1.688
B = 1.750
C = 1.813
D = 1.875
E = 1.938
F = 2.000
Table 27. Mode Registers - MR2A, MR2B
MR1n[7] - Receiver Request to Send Control
Ordinarily, RTS (Request to Send) is asserted or negated
by invoking the “SET OUTPUT PORT BITS COMMAND”
or “CLEAR OUTPUT PORT BITS COMMAND” in the
appropriate manner. However, if MR1n[7] = 1 is set, then
the Receiver will have control over the negation of the
-RTSn output. Specifically, setting this bit will allow the
Receiver to negate -RTSn if its RHR is full. This “flow
control” technique is useful in preventing Receiver
Overrun Errors.
Figure 42 presents a diagram which illustrates how a
Receiver-Controlled
Request-to-Send
configuration
would function.
MR1n[6] - Receiver Interrupt Select
This bit selects either the RXRDY status bit or the FFULL
status bit of the channel to be used as the criteria for
generating an Interrupt Request to the CPU, ISR[1] for
Channel A and ISR[5] for Channel B.
MR1n[5] - Error Mode Select
This bit controls the operation of the three FIFO status bits
(PE, FE, Received Break) for the Channel. If this bit is set
to “0”, this particular channel will operate in the
“Character” Error Mode. If this bits is set to “1”, this
particular channel will operate in the “Block” Error Mode.
In the character mode these status bits apply only to the
character that is currently at the top of the FIFO. In the
block mode, these bits represent the cumulative logical
OR of the status for all characters coming to the top of the
FIFO since the last “RESET ERROR STATUS” command
for the Channel was issued.
MR1n[4:3] - Parity Mode Select
If “with parity” or “force parity” operation is programmed, a
parity bit is added to the transmitted characters and the
receiver performs a parity check on received characters.
See
Section H.2 for description of Multi-Drop Mode
Operation.
MR1n[2] - Parity Type Select
This bit selects ODD or EVEN parity if “WITH PARITY
MODE” is programmed and the state of the forced parity
bit if the “FORCE PARITY” mode is programmed. In the
Multi-Drop mode it selects the state of the A/D flag bit.
This bit has no effect if “NO PARITY” is selected in
MR1n[4:3].
MR1n[1:0] - Bits per Character Select
Selects the number of bits to be transmitted and received
in the data field of the character. This does not include
START, PARITY, and STOP bits.
Mode Register 2 (Channels A and B)
MR2n for each Channel is accessed when the Channel’s
MR Pointer points to MR2n, which occurs after any
access to the Channel’s MR1 Register. Subsequent
“reads” or “writes” to MR2n does not change the contents
of the MR pointer.
相關PDF資料 |
PDF描述 |
|---|---|
| XR16M2550IM48-F | IC UART FIFO 16B 1.8V DL 48TQFP |
| ST16C552CJ68-F | IC UART FIFO PAR 16B DUAL 68PLCC |
| XR16L2752IJ-F | IC UART FIFO 64B DUAL 44PLCC |
| ST16C552IJ68-F | IC UART FIFO 16B DUAL 68PLCC |
| XR88C92IJ-F | IC UART FIFO DUAL 44PLCC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| XR88C681CJTR-F | 功能描述:UART 接口集成電路 Dual Channel UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| XR88C681CN/40 | 制造商:EXAR 制造商全稱:EXAR 功能描述:CMOS DUAL CHANNEL UART (DUART) |
| XR88C681CP/28 | 制造商:EXAR 制造商全稱:EXAR 功能描述:CMOS DUAL CHANNEL UART (DUART) |
| XR88C681CP/28-F | 功能描述:UART 接口集成電路 Dual Channel UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| XR88C681CP/40 | 功能描述:UART 接口集成電路 Dual Channel UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。