- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376464 > XRT86VL34IB (EXAR CORP) Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 PDF資料下載
參數(shù)資料
| 型號(hào)： | XRT86VL34IB |
| 廠商： | EXAR CORP |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| 中文描述： | DATACOM, FRAMER, PBGA225 |
| 封裝： | 19 X 19 MM, 1 MM PITCH, PLASTIC, BGA-225 |
| 文件頁(yè)數(shù)： | 113/156頁(yè) |
| 文件大?。?/td> | 816K |
| 代理商： | XRT86VL34IB |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)當(dāng)前第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)
XRT86VL34
108
REV. V1.2.0
QUAD T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION
T
ABLE
88: R
ECEIVE
L
OOPBACK
C
ODE
I
NTERRUPT
AND
S
TATUS
R
EGISTER
(RLCISR) H
EX
A
DDRESS
: 0
X
nB0A
B
IT
F
UNCTION
T
YPE
D
EFAULT
D
ESCRIPTION
-O
PERATION
7-4
-
-
-
Reserved (For E1 mode only)
3
RXASTAT
RO
0
Receive Loopback Activation Code State
This READ ONLY bit indicates whether or not the Receive T1 Framer Block is
currently detecting the Receive Loopback Activation Code, as specified in the
Receive Loopback Activation Code Register (RLACR - address 0xn126) if
Receive Loopback Activation Code Detection is enabled.
0 = Indicates that the Receive T1 Framer Block is NOT currently detecting the
Receive Loopback Activation Code.
1 = Indicates that the Receive T1 Framer Block is currently detecting the
Receive Loopback Activation Code.
2
RXDSTAT
RO
0
Receive Loopback Deactivation Code State
This READ ONLY bit indicates whether or not the Receive T1 Framer Block is
currently detecting the Receive Loopback Deactivation Code, as specified in
the Receive Loopback Deactivation Code Register (RLDCR - address
0xn127) if Receive Loopback Deactivation Code Detection is enabled.
0 = Indicates that the Receive T1 Framer Block is NOT currently detecting the
Receive Loopback Deactivation Code.
1 = Indicates that the Receive T1 Framer Block is currently detecting the
Receive Loopback Deactivation Code.
1
RXAINT
RUR/
WC
0
Change in Receive Loopback Activation Code interrupt Status
This Reset-Upon-Read bit field indicates whether or not the “Change in
Receive Loopback Activation Code” interrupt has occurred since the last read
of this register.
If this interrupt is enabled, then the Receive T1 Framer block will generate an
interrupt in response to either one of the following conditions.
1.
Whenever the Receive T1 Framer block detects the Receive Loopback
Activation Code.
2.
Whenever the Receive T1 Framer block no longer detects the Receive
Loopback Activation Code.
0 = Indicates that the “Change in Receive Loopback Activation Code” inter-
rupt has not occurred since the last read of this register
1 = Indicates that the “Change in Receive Loopback Activation Code” inter-
rupt has occurred since the last read of this register
0
RXDINT
RUR/
WC
0
Change in Receive Loopback Deactivation Code interrupt Status
This Reset-Upon-Read bit field indicates whether or not the “Change in
Receive Loopback Deactivation Code” interrupt has occurred since the last
read of this register.
If this interrupt is enabled, then the Receive T1 Framer block will generate an
interrupt in response to either one of the following conditions.
1.
Whenever the Receive T1 Framer block detects the Receive Loopback
Deactivation Code.
2.
Whenever the Receive T1 Framer block no longer detects the Receive
Loopback Deactivation Code.
0 = Indicates that the “Change in Receive Loopback Deactivation Code” inter-
rupt has not occurred since the last read of this register
1 = Indicates that the “Change in Receive Loopback Deactivation Code” inter-
rupt has occurred since the last read of this register
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XRT86VL38_2 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| XRT86VL38IB | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| XRT86VL38IB484 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| XRT86VL38_07 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| XRT86VL38 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XRT86VL34IB-F | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 4-Ch T1/E1/J1 RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| XRT86VL38 | 制造商:EXAR 制造商全稱:EXAR 功能描述:OCTAL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION |
| XRT86VL38_07 | 制造商:EXAR 制造商全稱:EXAR 功能描述:OCTAL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION |
| XRT86VL38_1 | 制造商:EXAR 制造商全稱:EXAR 功能描述:OCTAL T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION |
| XRT86VL38_2 | 制造商:EXAR 制造商全稱:EXAR 功能描述:OCTAL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。