XRT86VL34
94
REV. V1.2.0
QUAD T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION
T
ABLE
81: A
LARM
& E
RROR
I
NTERRUPT
E
NABLE
R
EGISTER
(AEIER) H
EX
A
DDRESS
: 0
X
nB03
B
IT
F
UNCTION
T
YPE
D
EFAULT
D
ESCRIPTION
-O
PERATION
7-5
Reserved
-
-
Reserved (E1 mode only)
4
-
-
-
This bit should be set to’0’ for proper operation.
3
LCV ENB
R/W
0
Line Code violation interrupt enable
This bit permits the user to either enable or disable the “Line Code Viola-
tion” interrupt within the XRT86VL34 device. If the user enables this inter-
rupt, then the Receive T1 Framer block will generate an interrupt when Line
Code Violation is detected.
0 = Disables the interrupt generation when Line Code Violation is detected.
1 = Enables the interrupt generation when Line Code Violation is detected.
2
RxOOF ENB
R/W
0
Change in Out of Frame Defect Condition interrupt enable
This bit permits the user to either enable or disable the “Change in Out of
Frame Defect Condition” Interrupt, within the XRT86VL34 device. If the
user enables this interrupt, then the Receive T1 Framer block will generate
an interrupt in response to either one of the following conditions.
1.
The instant that the Receive T1 Framer block declares the Out of
Frame defect condition.
2.
The instant that the Receive T1 Framer block clears the Out of
Frame defect condition.
0 – Disables the “Change in Out of Frame Defect Condition” Interrupt.
1 – Enables the “Change in Out of Frame Defect Condition” Interrupt.
1
RxAIS ENB
R/W
0
Change in AIS Condition interrupt enable
This bit permits the user to either enable or disable the “Change in AIS
Condition” Interrupt, within the XRT86VL34 device. If the user enables this
interrupt, then the Receive T1 Framer block will generate an interrupt in
response to either one of the following conditions.
1.
The instant that the Receive T1 Framer block declares the AIS
condition.
2.
The instant that the Receive T1 Framer block clears the AIS
condition.
0 – Disables the “Change in AIS Condition” Interrupt.
1 – Enables the “Change in AIS Condition” Interrupt.
0
RxYEL ENB
R/W
0
Change in Yellow alarm Condition interrupt enable
This bit permits the user to either enable or disable the “Change in Yellow
Alarm Condition” Interrupt, within the XRT86VL34 device. If the user
enables this interrupt, then the Receive T1 Framer block will generate an
interrupt in response to either one of the following conditions.
1.
The instant that the Receive T1 Framer block declares the Yellow
Alarm condition.
2.
The instant that the Receive T1 Framer block clears the Yellow
Alarm condition.
0 – Disables the “Change in Yellow Alarm Condition” Interrupt.
1 – Enables the “Change in Yellow Alarm Condition” Interrupt.