參數(shù)資料
型號： XRT91L82IB
廠商： EXAR CORP
元件分類： 數(shù)字傳輸電路
英文描述： 2.488/2.666 GBPS STS-48/STM-16 SONET/SDH TRANSCEIVER
中文描述： TRANSCEIVER, PBGA196
封裝： 15 X 15 MM, STBGA-196
文件頁數(shù)： 5/59頁
文件大小： 414K
代理商： XRT91L82IB
xr
2.488/2.666 GBPS STS-48/STM-16 SONET/SDH TRANSCEIVER
PRELIMINARY
XRT91L82
REV. P1.0.5
II
3.6 CLOCK MULTIPLIER UNIT (CMU) AND RE-TIMER ..................................................................................... 26
T
ABLE
10: C
LOCK
M
ULTIPLIER
U
NIT
P
ERFORMANCE
....................................................................................................................... 26
3.7 LOOP TIMING AND CLOCK CONTROL ....................................................................................................... 26
T
ABLE
11: L
OOP
TIMING
AND
REFERENCE
DE
-
JITTER
CONFIGURATIONS
............................................................................................ 27
F
IGURE
14. L
OOP
T
IMING
M
ODE
U
SING
AN
E
XTERNAL
C
LEANUP
VCXO (H
OST
M
ODE
O
NLY
).......................................................... 27
3.8 EXTERNAL LOOP FILTER (HOST MODE ONLY) ........................................................................................ 28
F
IGURE
15. S
IMPLIFIED
D
IAGRAM
OF
THE
E
XTERNAL
L
OOP
F
ILTER
.................................................................................................. 28
3.9 TRANSMIT SERIAL OUTPUT CONTROL ..................................................................................................... 28
F
IGURE
16. T
RANSMIT
S
ERIAL
O
UTPUT
I
NTERFACE
BLOCK
.............................................................................................................. 28
T
ABLE
12: D
IFFERENTIAL
CML O
UTPUT
S
WING
P
ARAMETERS
......................................................................................................... 28
F
IGURE
17. CML D
IFFERENTIAL
V
OLTAGE
S
WING
........................................................................................................................... 29
4.0 DIAGNOSTIC FEATURES ...................................................................................................................30
4.1 SERIAL REMOTE LOOPBACK ..................................................................................................................... 30
F
IGURE
18. S
ERIAL
R
EMOTE
L
OOPBACK
......................................................................................................................................... 30
4.2 PARALLEL REMOTE LOOPBACK (HOST MODE ONLY) ........................................................................... 30
F
IGURE
19. P
ARALLEL
R
EMOTE
L
OOPBACK
.................................................................................................................................... 30
4.3 DIGITAL LOCAL LOOPBACK ....................................................................................................................... 31
F
IGURE
20. D
IGITAL
L
OOPBACK
...................................................................................................................................................... 31
4.4 SONET JITTER REQUIREMENTS ................................................................................................................. 32
4.4.1 JITTER TOLERANCE:................................................................................................................................................ 32
F
IGURE
21. J
ITTER
T
OLERANCE
M
ASK
............................................................................................................................................ 32
F
IGURE
22. XRT91L82 M
EASURED
J
ITTER
T
OLERANCE
IN
LOOP
TIMING
MODE
AT
2.488 G
BPS
STS-48/STM-16 ............................ 33
F
IGURE
23. XRT91L82 M
EASURED
J
ITTER
T
OLERANCE
IN
LOOP
TIMING
MODE
AT
2.666 G
BPS
FEC M
ODE
..................................... 33
4.4.2 JITTER TRANSFER.................................................................................................................................................... 33
F
IGURE
24. XRT91L82 M
EASURED
J
ITTER
T
RANSFER
IN
LOOP
TIMING
MODE
AT
2.488 G
BPS
STS-48/STM-16 .............................. 33
F
IGURE
25. XRT91L82 M
EASURED
J
ITTER
T
RANSFER
IN
LOOP
TIMING
MODE
AT
2.666 G
BPS
FEC M
ODE
....................................... 33
4.4.3 JITTER GENERATION................................................................................................................................................ 34
F
IGURE
26. XRT91L82 M
EASURED
E
LECTRICAL
P
HASE
N
OISE
T
RANSMIT
J
ITTER
G
ENERATION
AT
2.488 G
BPS
.............................. 34
F
IGURE
27. XRT91L82 M
EASURED
E
LECTRICAL
P
HASE
N
OISE
T
RANSMIT
J
ITTER
G
ENERATION
AT
2.666 G
BPS
.............................. 34
5.0 SERIAL MICROPROCESSOR INTERFACE BLOCK .........................................................................35
F
IGURE
28. S
IMPLIFIED
B
LOCK
D
IAGRAM
OF
THE
S
ERIAL
M
ICROPROCESSOR
I
NTERFACE
................................................................. 35
5.1 SERIAL TIMING INFORMATION ................................................................................................................... 35
F
IGURE
29. T
IMING
D
IAGRAM
FOR
THE
S
ERIAL
M
ICROPROCESSOR
I
NTERFACE
................................................................................ 35
5.2 16-BIT SERIAL DATA INPUT DESCRITPTION ............................................................................................. 36
5.2.1 R/W (SCLK1)............................................................................................................................................................... 36
5.2.2 A[5:0] (SCLK2 - SCLK7)............................................................................................................................................. 36
5.2.3 X (DUMMY BIT SCLK8).............................................................................................................................................. 36
5.2.4 D[7:0] (SCLK9 - SCLK16)........................................................................................................................................... 36
5.3 8-BIT SERIAL DATA OUTPUT DESCRIPTION ............................................................................................. 36
6.0 REGISTER MAP AND BIT DESCRIPTIONS .......................................................................................37
T
ABLE
13: M
ICROPROCESSOR
R
EGISTER
M
AP
................................................................................................................................ 37
T
ABLE
14: M
ICROPROCESSOR
R
EGISTER
0
X
00
H
B
IT
D
ESCRIPTION
................................................................................................. 38
T
ABLE
15: M
ICROPROCESSOR
R
EGISTER
0
X
01
H
B
IT
D
ESCRIPTION
................................................................................................. 39
T
ABLE
16: M
ICROPROCESSOR
R
EGISTER
0
X
02
H
B
IT
D
ESCRIPTION
................................................................................................. 40
T
ABLE
17: M
ICROPROCESSOR
R
EGISTER
0
X
03
H
B
IT
D
ESCRIPTION
................................................................................................. 41
T
ABLE
18: M
ICROPROCESSOR
R
EGISTER
0
X
04
H
B
IT
D
ESCRIPTION
................................................................................................. 42
T
ABLE
19: M
ICROPROCESSOR
R
EGISTER
0
X
05
H
B
IT
D
ESCRIPTION
................................................................................................. 43
T
ABLE
20: M
ICROPROCESSOR
R
EGISTER
0
X
06
H
B
IT
D
ESCRIPTION
................................................................................................. 45
T
ABLE
21: M
ICROPROCESSOR
R
EGISTER
0
X
07
H
B
IT
D
ESCRIPTION
................................................................................................. 46
T
ABLE
22: M
ICROPROCESSOR
R
EGISTER
0
X
3C
H
B
IT
D
ESCRIPTION
................................................................................................. 48
T
ABLE
23: M
ICROPROCESSOR
R
EGISTER
0
X
3D
H
B
IT
D
ESCRIPTION
................................................................................................. 49
T
ABLE
24: M
ICROPROCESSOR
R
EGISTER
0
X
3F
H
B
IT
D
ESCRIPTION
................................................................................................. 49
7.0 ELECTRICAL CHARACTERISTICS ...................................................................................................50
A
BSOLUTE
M
AXIMUM
RATINGS ..................................................................................................................50
ABSOLUTE MAXIMUM POWER AND INPUT LOGIC SIGNALS .............................................................50
POWER AND CURRENT DC E
LECTRICAL
C
HARACTERISTICS
....................................................................50
LVPECL LOGIC SIGNAL DC ELECTRICAL CHARACTERISTICS..........................................................51
LVDS LOGIC SIGNAL DC ELECTRICAL CHARACTERISTICS...............................................................51
LVTTL/LVCMOS S
IGNAL
DC ELECTRICAL CHARACTERISTICS ...........................................................52
ORDERING INFORMATION ..................................................................................................................53
196 SHRINK THIN B
ALL
G
RID
A
RRAY
.............................................................................................. 53
(15.0
MM
X
15.0
MM
, STBGA).......................................................................................................... 53
相關(guān)PDF資料
PDF描述
XRT94L31_07 3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC
XRT94L31 3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER
XRT94L31IB 3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER
XRT94L43A SONET/SDH OC-12 TO 12XDS3/E3 MAPPER
XRT94L43 SONET/SDH STS-12/STM-4 TO E3/DS3/STS-1 MAPPER/DEMAPPER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XRT91L82IB-F 功能描述:總線收發(fā)器 Transceiver RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel
XRT94L31 制造商:EXAR 制造商全稱:EXAR 功能描述:3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC
XRT94L31_07 制造商:EXAR 制造商全稱:EXAR 功能描述:3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC
XRT94L31ES-L04 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
XRT94L31IB 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Demapper RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*