參數(shù)資料
型號(hào)： ZL50031
廠商： Zarlink Semiconductor Inc.
英文描述： Flexible 4 K x 2 K Channel Digital Switch with H.110 Interface and 2 K x 2 K Local Switch
中文描述： 靈活的為4 K × 2鉀通道數(shù)字交換機(jī)的H.110接口和2度x 2度本地交換
文件頁(yè)數(shù)： 44/74頁(yè)
文件大?。?/td> 765K
代理商： ZL50031
ZL50031
Data Sheet
44
Zarlink Semiconductor Inc.
Bit
Name
Description
15 - 0
BBER15 -0
Backplane Bit Error Rate Count Bits:
These bits refer to the backplane bit
error count. This counter stops incrementing when it reaches the value 0xFFFF.
Table 18 - Backplane Bit Error Rate Register (BBERR) Bits
Bit
Name
Description
15
CNEN
NREFo Output Enable Bit:
When CNEN is low, NREFo output is disabled, i.e., tri-stated.
When CNEN is high, NREFo output is enabled.
B Clocks Output Enable Bit:
When BEN is low, the “B Clocks” (C8_B_io and FRAME_B_io)
are disabled, i.e., tri-stated - C8_B_io and FRAME_B_io behave as inputs.
14
BEN
When BEN is high, the “B Clocks” are enabled - C8_B_io and FRAME_B_io behave as
outputs.
A Clocks Output Enable Bit:
When AEN is low, the “A Clocks” (C8_A_io and FRAME_A_io)
are disabled, i.e., tri-stated - C8_A_io and FRAME_A_io behave as inputs.
13
AEN
When AEN is high, the “A Clocks” are enabled - C8_A_io and FRAME_A_io behave as
outputs.
Reference Selection Bit:
When RPS is low, the preferred reference is the primary reference
(PRI_REF). When RPS is high, the preferred reference is the secondary reference
(SEC_REF).
SEC_REF Frequency Selection Bits:
These bits are used to select different clock
frequencies for the secondary reference.
12
RPS
11 - 10
FS1- 0
Table 19 - DPLL Operation Mode (DOM1) Register Bits
Read Address: 002A
H
Reset Value: 0000
H
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
BBER
15
BBER
14
BBER
13
BBER
12
BBER
11
BBER
10
BBER
9
BBER
8
BBER
7
BBER
6
BBER
5
BBER
4
BBER
3
BBER
2
BBER
1
BBER
0
Read/Write Address: 002B
H
Reset Value: 0000
H
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
CNEN
BEN
AEN
RPS
FS1
FS0
FP1
FP0
SS3
SS2
SS1
SS0
SP3
SP2
SP1
SP0
FS1
FS0
Secondary Reference
0
0
8 kHz
0
1
1.544 MHz
1
0
2.048 MHz
1
1
8.192 MHz (“A Clocks” or “B Clocks”)
相關(guān)PDF資料
PDF描述
ZL50031QEG1 Flexible 4 K x 2 K Channel Digital Switch with H.110 Interface and 2 K x 2 K Local Switch
ZL50053QCC 8 K Channel Digital Switch with High Jitter Tolerance, Single Rate (8 or 16 Mbps), and 64 Inputs and 64 Outputs
ZL50051 8 K Channel Digital Switch with High Jitter Tolerance, Single Rate (8 or 16 Mbps), and 64 Inputs and 64 Outputs
ZL50051GAC 8 K Channel Digital Switch with High Jitter Tolerance, Single Rate (8 or 16 Mbps), and 64 Inputs and 64 Outputs
ZL50073GAC 32 K Channel Digital Switch with High Jitter Tolerance, Rate Conversion per Group of 4 Streams (8, 16, 32 or 64 Mbps)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ZL50031QEG1 制造商:Microsemi Corporation 功能描述:FLEXIBLE 4 K X 2 K CH DGTL SWIT W/ H.110 INTRFC AND 1 K X 1 - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC DGTL SWITCH 4K X 2K 256MQFP 制造商:Microsemi Corporation 功能描述:IC DGTL SWITCH 4K X 2K 256MQFP
ZL50050 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:8 K-Channel Digital Switch with High Jitter Tolerance, Per Stream Rate Conversion (2, 4, 8, 16, or 32 Mbps), and 32 Inputs and 32 Outputs
ZL50050GAC 制造商:Microsemi Corporation 功能描述:8K DX HI JIT TOL, RATE CONV & 32 I/O - Trays
ZL50050GAG2 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 8KX8K/4K X 4K 1.8V/3.3V 196BGA - Trays 制造商:Microsemi Corporation 功能描述:8K DX HI JIT TOL RATE CONV & 32 I/O 制造商:Microsemi 功能描述:SWIT FABRIC 8KX8K/4K X 4K 1.8V/3.3V 196BGA
ZL50051 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:8 K Channel Digital Switch with High Jitter Tolerance, Single Rate (8 or 16 Mbps), and 64 Inputs and 64 Outputs
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*