- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371440 > 29PL256N (Spansion Inc.) 256/128/128 Mb (16/8/8 M x 16-Bit) CMOS, 3.0 Volt-only Simultaneous Read/Write, Page-Mode Flash Memory PDF資料下載
參數(shù)資料
| 型號： | 29PL256N |
| 廠商： | Spansion Inc. |
| 英文描述： | 256/128/128 Mb (16/8/8 M x 16-Bit) CMOS, 3.0 Volt-only Simultaneous Read/Write, Page-Mode Flash Memory |
| 中文描述： | 256/128/128字節(jié)（16/8/8 M中的x 16位），3.0伏的CMOS只同步讀/寫，頁模式閃存 |
| 文件頁數(shù)： | 40/74頁 |
| 文件大?。?/td> | 1968K |
| 代理商： | 29PL256N |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁當(dāng)前第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁
40
S29PL-N MirrorBit
Flash Family
S29PL-N_00_A5 June 6, 2007
D a t a
S h e e t
( P r e l i m i n a r y )
DQ5: Exceeded Timing Limits
DQ5 indicates whether the program or erase time has exceeded a specified internal pulse count limit. Under
these conditions DQ5 produces a
1
, indicating that the program or erase cycle was not successfully
completed. The device may output a
1
on DQ5 if the system tries to program a
1
to a location that was
previously programmed to
0
. Only an erase operation can change a
0
back to a
1
, Under this condition, the
device halts the operation, and when the timing limit has been exceeded, DQ5 produces a
1
. Under both
these conditions, the system must write the reset command to return to the read mode (or to the erase-
suspend-read mode if a bank was previously in the erase-suspend-program mode).
DQ3: Sector Erase Timeout State Indicator
After writing a sector erase command sequence, the system may read DQ3 to determine whether or not
erasure has begun. (The sector erase timer does not apply to the chip erase command.) If additional sectors
are selected for erasure, the entire time-out also applies after each additional sector erase command. When
the time-out period is complete, DQ3 switches from a
0
to a
1
. If the time between additional sector erase
commands from the system can be assumed to be less than t
SEA
, the system need not monitor DQ3. See
Sector Erase Command Sequence for more details.
After the sector erase command is written, the system should read the status of DQ7 (Data# Polling) or DQ6
(Toggle Bit I) to ensure that the device has accepted the command sequence, and then read DQ3. If DQ3 is
1
, the Embedded Erase algorithm has begun; all further commands (except Erase Suspend) are ignored until
the erase operation is complete. If DQ3 is
0
, the device accepts additional sector erase commands. To
ensure the command has been accepted, the system software should check the status of DQ3 prior to and
following each sub-sequent sector erase command. If DQ3 is high on the second status check, the last
command might not have been accepted.
Table 7.18
shows the status of DQ3 relative to the other status bits.
DQ1: Write to Buffer Abort
DQ1 indicates whether a Write to Buffer operation was aborted. Under these conditions DQ1 produces a
1
.
The system must issue the Write to Buffer Abort Reset command sequence to return the device to reading
array data. See Write Buffer Programming Operation for more details.
Notes
1. DQ5 switches to ‘1’ when an Embedded Program or Embedded Erase operation has exceeded the maximum timing limits. Refer to the section on DQ5 for more
information.
2. DQ7 a valid address when reading status information. Refer to the appropriate subsection for further details.
3. Data are invalid for addresses in a Program Suspended sector.
4. DQ1 indicates the Write to Buffer ABORT status during Write Buffer Programming operations.
5. The data-bar polling algorithm should be used for Write Buffer Programming operations. Note that DQ7# during Write Buffer Programming indicates the data-bar
for DQ7 data for the LAST LOADED WRITE-BUFFER ADDRESS location.
7.5
Simultaneous Read/Write
The simultaneous read/write feature allows the host system to read data from one bank of memory while
programming or erasing another bank of memory. An erase operation may also be suspended to read from or
program another location within the same bank (except the sector being erased).
Figure 11.12,
Back-to-back
Read/Write Cycle Timings
on page 63
shows how read and write cycles may be initiated for simultaneous
Table 7.18
Write Operation Status
Status
DQ7
(Note 2)
DQ6
DQ5
(Note 1)
DQ3
DQ2
(Note 2)
DQ1
(Note 4)
Program
Suspend
Mode
(Note 3)
Reading within Program
Suspended Sector
INVALID
(Not Allowed)
INVALID
(Not Allowed)
INVALID
(Not Allowed)
INVALID
(Not Allowed)
INVALID
(Not Allowed)
INVALID
(Not Allowed)
Reading within Non-Program
Suspended Sector
Data
Data
Data
Data
Data
Data
Erase
Suspend
Mode
Erase-Suspend-
Read
Erase Suspended Sector
1
No Toggle
0
N/A
Toggle
N/A
Non-Erase
Suspended Sector
Data
Data
Data
Data
Data
Data
Erase-Suspend-Program
DQ7#
Toggle
0
N/A
N/A
N/A
Write to
Buffer
(Note 5)
BUSY State
DQ7#
Toggle
0
N/A
N/A
0
Exceeded Timing Limits
DQ7#
Toggle
1
N/A
N/A
0
ABORT State
DQ7#
Toggle
0
N/A
N/A
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 29PS | 25PS, 42PS, 44PS, 45PS and 46PS Series Pressure Switches |
| 29SL800CB-90 | 8M-BIT [1Mx8/512K x16] CMOS SINGLE VOLTAGE 1.8V ONLY FLASH MEMORY |
| 29SL800CT-90 | 8M-BIT [1Mx8/512K x16] CMOS SINGLE VOLTAGE 1.8V ONLY FLASH MEMORY |
| 29U194A | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| 29U194ADFE | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 29PN | 制造商:APEM 功能描述: |
| 29PP100-2 | 制造商:SPD 功能描述: |
| 29PP113-1 | 制造商:SOURIAU 功能描述:JEWELRY CLASS |
| 29PP123-1 | 制造商:SPD 功能描述: |
| 29PP123-3 | 制造商:SPD 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。