- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371440 > 29PL256N (Spansion Inc.) 256/128/128 Mb (16/8/8 M x 16-Bit) CMOS, 3.0 Volt-only Simultaneous Read/Write, Page-Mode Flash Memory PDF資料下載
參數(shù)資料
| 型號： | 29PL256N |
| 廠商： | Spansion Inc. |
| 英文描述： | 256/128/128 Mb (16/8/8 M x 16-Bit) CMOS, 3.0 Volt-only Simultaneous Read/Write, Page-Mode Flash Memory |
| 中文描述： | 256/128/128字節(jié)（16/8/8 M中的x 16位），3.0伏的CMOS只同步讀/寫，頁模式閃存 |
| 文件頁數(shù)： | 69/74頁 |
| 文件大?。?/td> | 1968K |
| 代理商： | 29PL256N |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁當前第69頁第70頁第71頁第72頁第73頁第74頁
June 6, 2007 S29PL-N_00_A5
S29PL-N MirrorBit
Flash Family
69
D a t a
S h e e t
( P r e l i m i n a r y )
Notes
1. See
Table 7.1 on page 20
for description of bus operations.
2. All values are in hexadecimal.
3. Except for the following, all bus cycles are write cycle: read cycle, fourth through sixth cycles of the Autoselect commands, and password verify commands, and
any cycle reading at RD(0) and RD(1).
4. Data bits DQ15 – DQ8 are don’t care in command sequences, except for RD, PD, WD, PWD, and PWD3 – PWD0.
5. Unless otherwise noted, these address bits are
don
’
t cares:
PL127: A22 – A15; 129N: A21 – A15; PL256N: A23 – A14.
6. Writing incorrect address and data values or writing them in the improper sequence may place the device in an unknown state. The system must write the reset
command to return the device to reading array data.
7. No unlock or command cycles required when bank is reading array data.
8. The Reset command is required to return to reading array data (or to the erase-suspend-read mode if previously in Erase Suspend) when a bank is in the
autoselect mode, or if DQ5 goes high (while the bank is providing status information) or performing sector lock/unlock.
9. The fourth cycle of the autoselect command sequence is a read cycle. The system must provide the bank address.
See Autoselect on page 23.
10.The data is 0000h for an unlocked sector and 0001h for a locked sector.
11.Device IDs: PL256N = 223Ch; PL127N = 2220h;
PL129N = 2221h.
12.
See Autoselect on page 23.
13.The Unlock Bypass command sequence is required prior to this command sequence.
14.The Unlock Bypass Reset command is required to return to reading array data when the bank is in the unlock bypass mode.The system may read and program
in non-erasing sectors, or enter the autoselect mode, when in the Erase Suspend mode. The Erase Suspend command is valid only during a sector erase
operation, and requires the bank address.
15.The Erase Resume command is valid only during the Erase Suspend mode, and requires the bank address.
16.Command is valid when device is ready to read array data or when device is in autoselect mode.The total number of cycles in the command sequence is
determined by the number of words written to the write buffer. The maximum number of cycles in the command sequence is 37.
17.The entire four bus-cycle sequence must be entered for which portion of the password.
18.The Unlock Bypass Reset command is required to return to reading array data when the bank is in the unlock bypass mode.The system may read and program
in non-erasing sectors, or enter the autoselect mode, when in the Erase Suspend mode. The Erase Suspend command is valid only during a sector erase
operation, and requires the bank address.
19.The Erase Resume command is valid only during the Erase Suspend mode, and requires the bank address.
20.Command is valid when device is ready to read array data or when device is in autoselect mode.The total number of cycles in the command sequence is
determined by the number of words written to the write buffer. The maximum number of cycles in the command sequence is 37.
21.The entire four bus-cycle sequence must be entered for which portion of the password.
22.The ALL PPB ERASE command pre-programs all PPBs before erasure to prevent over-erasure of PPBs.
23.WP#/ACC must be at VHH during the entire operation of this command.
24.Command sequence resets device for next command after write-to-buffer operation.
25.Entry commands are needed to enter a specific mode to enable instructions only available within that mode.
26.If both the Persistent Protection Mode Locking Bit and the password Protection Mode Locking Bit are set a the same time, the command operation aborts and
returns the device to the default Persistent Sector Protection Mode.
27.The Exit command must be issued to reset the device into read mode. Otherwise the device hangs.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 29PS | 25PS, 42PS, 44PS, 45PS and 46PS Series Pressure Switches |
| 29SL800CB-90 | 8M-BIT [1Mx8/512K x16] CMOS SINGLE VOLTAGE 1.8V ONLY FLASH MEMORY |
| 29SL800CT-90 | 8M-BIT [1Mx8/512K x16] CMOS SINGLE VOLTAGE 1.8V ONLY FLASH MEMORY |
| 29U194A | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| 29U194ADFE | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 29PN | 制造商:APEM 功能描述: |
| 29PP100-2 | 制造商:SPD 功能描述: |
| 29PP113-1 | 制造商:SOURIAU 功能描述:JEWELRY CLASS |
| 29PP123-1 | 制造商:SPD 功能描述: |
| 29PP123-3 | 制造商:SPD 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。