![](http://datasheet.mmic.net.cn/230000/79RC32438-200BB_datasheet_15568909/79RC32438-200BB_556.png)
IDT
Operation Section Notation and Functions
79RC32355 User Reference Manual
A - 6
November 4, 2002
Notes
Special Symbols in Pseudocode Notation
Special symbols used in the pseudocode notation are listed in Table A.1.
Symbol
Meaning
←
Assignment
=, ≠
Tests for equality and Inequality
||
Bit string concatenation
x
y
A
y
-bit string formed by
y
copies of the single-bit value
x
b#n
A constant value
n
in base
b
. For instance 10#100 represents the decimal value
100, 2#100 represents the binary value 100 (decimal 4), and 16#100 represents the
hexadecimal value 100 (decimal 256). If the "b#" prefix is omitted, the default base is
10.
x
y..z
Selection of bits
y
through
z
of bit string
x
. Little-endian bit notation (rightmost bit is
0) is used. If
y
is less than
z
, this expression is an empty (zero length) bit string.
+,
2’s complement or floating-point arithmetic: addition, subtraction
, ×
2’s complement or floating point multiplication (both used for either)
div
2’s complement integer division
mod
2’s complement modulo
/
Floating-point division
<
2’s complement less-than comparison
>
2’s complement greater-than comparison
≤
2’s complement less-than or equal comparison
≥
2’s complement greater-than or equal comparison
nor
Bitwise logical NOR
xor
Bitwise logical XOR
and
Bitwise logical AND
or
Bitwise logical OR
GPRLEN
The length in bits (32 or 64) of the CPU general-purpose registers
GPR[x]
CPU general-purpose register
x
. The content of
GPR[0]
is always zero.
CPR[z,x,s]
Coprocessor unit
z
, general register
x,
select
s
CCR[z,x]
Coprocessor unit
z
, control register
x
Xlat[x]
Translation of the MIPS16 GPR number
x
into the corresponding 32-bit GPR num-
ber
BigEndianMem
Endian mode as configured at chip reset (0
→
Little-Endian, 1
→
Big-Endian).
Specifies the endianness of the memory interface (see LoadMemory and Store-
Memory sections in this chapter), and the endianness of Kernel and Supervisor
mode execution.
BigEndianCPU
The endianness for load and store instructions (0
→
Little-Endian, 1
→
Big-
Endian). In User mode, this endianness may be switched by setting the
RE
bit in the
Status
register. Thus, BigEndianCPU may be computed as (BigEndianMem XOR
ReverseEndian).
Table A.1 Symbols Used in Instruction Operation Statements (Part 1 of 2)