79RC32438 User Reference Manual
I - 1
November 4, 2002
A
address
recognition logic...............................................................11-7
space monitor...................................................................4-4
B
BYPASS instruction................................................................19-8
C
clock prescalar.......................................................................11-30
control frames........................................................................11-19
Counter Timer
Compare Register...........................................................14-2
Control Register..............................................................14-1
Count Register................................................................14-2
counter timers, general purpose.............................................14-1
D
DMA Controller
Control Register5-10, 5-11, 5-12, 10-4, 10-7, 10-10, 10-22, 10-
23, 10-24, 10-26, 10-27, 10-29, 10-38, 10-41, 10-42,
10-43, 10-44, 10-45, 10-47, 10-49, 10-51, 10-52, 10-
53, 10-54, 10-55, 10-56, 10-57, 10-59, 10-60, 16-4,
16-5, ..................................16-7, 16-8, 16-9, 18-14
DMA interface........................................................................11-12
E
Ethernet interface ....................................................................11-1
address recognition logic.................................................11-7
clock prescalar...............................................................11-30
DMA Controller.......................................................11-2–11-7
DMA interface................................................................11-12
input and output FIFOs....................................................11-2
input DMA operations....................................................11-12
MAC (Medium Access Controller)..............11-2, 11-19, 11-22
management clock.........................................................11-34
MII management interface and registers.......................11-30
PAUSE control frames...................................................11-19
PHY.................................................................11-1, 11-30–
ethernet management clock ..................................................11-34
EXTCLK - external clock..........................................................6-11
G
GPIO Controller......................................................................12-1
GPIO pins.............................................................12-1, 13-1–13-2
H
halfword.....................................................................................1-ii
I
I2C bus interface
clock prescalar.......................................................15-1–15-4
clock prescalar (I2CCP) register.....................................15-4
commands...........................................................15-3–15-11
control (I2CC) register.....................................................15-2
loop-back operations.......................................................15-2
master command (I2CMCMD) register ...........................15-5
master interface...............................................................15-5
master status (I2CMS) register .......................................15-5
master status mask (I2CMSM) register................15-5, 15-11
prescalar clock.......................................................15-2, 15-4
SCLP and SDAP signals.................................................15-6
slave acknowledge (I2CSACK) register........................15-18
slave status (I2CSS) register.........................................15-14
speed of the master.........................................................15-6
IEEE 1149.1 (JTAG)................................................................19-2
IEEE 802.....................................11-1, 11-14, 11-19, 11-24, 11-28
Interrupt Controller
interrupt sources to the IPEND registers....................8-4–8-6
J
JTAG, Instruction Register......................................................19-6
M
MAC (Medium Access Controller).....................11-2, 11-19, 11-22
master clock
See CLKP.
MII management interface and registers...............................11-30
P
PAUSE control frames...........................................................11-19
PHY.................................................................................11-30–
pin descriptions.........................................................................1-7
prescalar clock...............................................................15-2, 15-4
pseudocode
SignalException.............................................................. A-10
SyncOperation................................................................ A-10
R
registers
Boundary-Scan Register.................................................19-3
Bypass Register..............................................................19-3
Counter Timer Compare Register...................................14-2
Counter Timer Control Register ......................................14-1
Counter Timer Count Register ........................................14-2
Device Identification Register..........................................19-3
DMA Control Register5-10, 5-11, 5-12, 10-4, 10-7, 10-10, 10-
22, 10-23, 10-24, 10-26, 10-27, 10-29, 10-38, 10-41,
10-42, 10-43, 10-44, 10-45, 10-47, 10-49, 10-51, 10-
52, 10-53, 10-54, 10-55, 10-56, 10-57, 10-59, 10-60,
.........................16-4, 16-5, 16-7, 16-8, 16-9, 18-14
Instruction Register .........................................................19-6
MII management registers.............................................11-30
Test Data Register...........................................................19-3
UART Reset Register......................................................13-4
Watchdog Timer Compare Register (WTCOMPARE).......4-5
Watchdog Timer Control Register (WTC)..........................4-5
Watchdog Timer Count Register (WTCOUNT) .................4-5
ReverseEndian symbol............................................................ A-7
Index