參數(shù)資料
型號: 91C94
廠商: SMSC Corporation
英文描述: ISA/PCMCIA SINGLE CHIP ETHERNET CONTROLLER WITH RAM
中文描述: 的ISA / PCMCIA的單芯片以太網(wǎng)控制器與RAM
文件頁數(shù): 70/120頁
文件大小: 447K
代理商: 91C94
53
101 5)
RELEASE SPECIFIC PACKET - Frees all pages allocated to the packet specified in the
PACKET NUMBER REGISTER. Should not be used for frames pending transmission.
Typically used to remove transmitted frames, after reading their completion status. Can be
used following 3) to release receive packet memory in a more flexible way than 4).
110 6)
ENQUEUE PACKET NUMBER INTO TX FIFO - This is the normal method of transmitting a
packet just loaded into RAM. The packet number to be enqueued is taken from the PACKET
NUMBER REGISTER.
111
7)
RESET TX FIFOs - This command will reset both TX FIFOs: The TX FIFO holding the
packet numbers awaiting transmission and the TX Completion FIFO. This command
provides a mechanism for canceling packet transmissions, and reordering or bypassing
the transmit queue. The RESET TX FIFOs command should only be used when the
transmitter is disabled. Unlike the RESET MMU command, the RESET TX FIFOs does
not release any memory.
Note 1: Only command 1) uses N2,N1,N0.
Note 2: When using the RESET TX FIFOS command, the CPU is responsible for releasing the
memory associated with outstanding packets, or re-enqueuing them. Packet numbers in the
completion FIFO can be read via the FIFO ports register before issuing the command.
Note 3: MMU commands releasing memory (commands 4 and 5) should only be issued if the
corresponding packet number has memory allocated to it.
COMMAND SEQUENCING
A second allocate command (command 1)
should not be issued until the present one has
completed. Completion is determined by reading
the FAILED bit of the allocation result register or
through the allocation interrupt.
A second release command (commands 4, 5)
should not be issued if the previous one is still
being processed. The BUSY bit indicates that a
release command is in progress. After issuing
command 5, the contents of the PNR should not
be changed until BUSY goes low. After issuing
command 4, command 3 should not be issued
until BUSY goes low.
BUSY BIT - Readable at bit 0 of the MMU
command register address. When set indicates
that
MMU
is
still
processing
a
release
command. When clear, MMU has already
completed last release command.
BUSY and
FAILED bits are set upon the trailing edge of
command.
相關(guān)PDF資料
PDF描述
92_TNC-50-0-4/111_NE BOARD TERMINATED, FEMALE, TNC CONNECTOR, SURFACE MOUNT, JACK
92_TNC-50-0-4/111_NM BOARD TERMINATED, FEMALE, TNC CONNECTOR, SURFACE MOUNT, JACK
92082-314 14 CONTACT(S), FEMALE, STRAIGHT TWO PART BOARD CONNECTOR, SURFACE MOUNT
92082-316 16 CONTACT(S), FEMALE, STRAIGHT TWO PART BOARD CONNECTOR, SURFACE MOUNT
92082-318 18 CONTACT(S), FEMALE, STRAIGHT TWO PART BOARD CONNECTOR, SURFACE MOUNT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
91CCC3 制造商:Wirepro 功能描述:Connector Accessories Cap and Chain For Receptacle
91-CCC3 制造商:CDM ELECTRONIC FORMERLY WPI 功能描述:connector accessory,circular microphone,cap and chain for receptacle
91-CCC-3 制造商:Amphenol Corporation 功能描述: 制造商:TE Connectivity 功能描述:
91CR10 制造商:TT Electronics / BI Technologies 功能描述:Res Cermet Trimmer 10 Ohm 20% 1/2W 1(Elec)/1(Mech)Turn (9.53 X 9.78 X 7.11mm) Pin Thru-Hole Box
91CR100 功能描述:微調(diào)電阻 - 通孔 3/8inch 100 Thumbwheel RoHS:否 制造商:Vishay/Sfernice 產(chǎn)品:Trimmer Resistors - Multi Turn 產(chǎn)品類型:Multiturn 轉(zhuǎn)數(shù):14 錐度:Linear 電阻:10 kOhms 電壓額定值:250 V 端接類型:Pin 功率額定值:250 mW (1/4 W) 容差:10 % 溫度系數(shù):100 PPM / C