參數(shù)資料
型號(hào): AD14060LBF-4
廠商: Analog Devices Inc
文件頁(yè)數(shù): 7/48頁(yè)
文件大?。?/td> 0K
描述: IC DSP CMOS 32BIT 308CQFP
產(chǎn)品培訓(xùn)模塊: SHARC Processor Overview
標(biāo)準(zhǔn)包裝: 1
系列: SHARC®
類型: 浮點(diǎn)
接口: 主機(jī)接口,連接端口,串行端口
時(shí)鐘速率: 40MHz
非易失內(nèi)存: 外部
芯片上RAM: 2MB
電壓 - 輸入/輸出: 3.30V
電壓 - 核心: 3.30V
工作溫度: -40°C ~ 100°C
安裝類型: 表面貼裝
封裝/外殼: 308-CBQFP
供應(yīng)商設(shè)備封裝: 308-CQFP(52x52)
包裝: 托盤
AD14060/AD14060L
Rev. B | Page 15 of 48
ASYNCHRONOUS READ/WRITE—HOST TO AD14060/AD14060L
Use these specifications for asynchronous host processor access to an AD14060/AD14060L, after the host has asserted CS and HBR (low).
After HBG is returned by the AD14060/AD14060L, the host can drive the RD and WR pins to access the AD14060/AD14060L’s internal
memory or IOP registers. HBR and HBG are assumed low for this timing.
Table 13. Specifications
5 V
3.3 V
Parameter
Min
Max
Min
Max
Unit
Read Cycle
Timing Requirements:
tSADRDL
Address Setup/CS Low before RD Low1
0.5
ns
tHADRDH
Address Hold/CS Hold Low after RD
0.5
ns
tWRWH
RD/WR High Width
6
ns
tDRDHRDY
RD High Delay after REDY (O/D) Disable
0
ns
tDRDHRDY
RD High Delay after REDY (A/D) Disable
0
ns
Switching Characteristics:
tSDATRDY
Data Valid before REDY Disable from Low
1.5
ns
tDRDYRDL
REDY (O/D) or (A/D) Low Delay after RD Low
11
13.5
ns
tRDYPRD
REDY (O/D) or (A/D) Low Pulse Width for Read
45 + DT
ns
tHDARWH
Data Disable after RD High
1.5
9
1.5
9.5
ns
Write Cycle
Timing Requirements:
tSCSWRL
CS Low Setup before WR Low
0.5
ns
tHCSWRH
CS Low Hold after WR High
0.5
ns
tSADWRH
Address Setup before WR High
5.5
ns
tHADWRH
Address Hold after WR High
2.5
ns
tWWRL
WR Low Width
7
ns
tWRWH
RD/WR High Width
6
ns
tDWRHRDY
WR High Delay after REDY (O/D) or (A/D) Disable
0.5
ns
tSDATWH
Data Setup before WR High
5.5
ns
tHDATWH
Data Hold After WR High
1.5
ns
Switching Characteristics:
tDRDYWRL
REDY (O/D) or (A/D) Low Delay after WR/CS Low
11
13.5
ns
tRDYPWR
REDY (O/D) or (A/D) Low Pulse Width for Write
15
ns
tSRDYCK
REDY (O/D) or (A/D) Disable to CLKIN
0 + 7 DT/16
8 + 7 DT/16
0 + 7 DT/16
8 + 7 DT/16
ns
1 Not required, if RD and address are valid tHBGRCSV after HBG goes low. For first access after HBR is asserted, ADDR31–0 must be a non-MMS value 1/2 tCLK before RD or WR
goes low or by tHBGRCSV after HBG goes low. This is easily accomplished by driving an upper address signal high when HBG is asserted. For address bits to be driven
during asynchronous host accesses, see the ADSP-2106x SHARC User’s Manual.
CLKIN
REDY (O/D)
O/D = OPEN DRAIN, A/D = ACTIVE DRIVE
REDY (A/D)
tSRDYCK
00667-021
Figure 12. Synchronous REDY Timing
相關(guān)PDF資料
PDF描述
AD1833AASTZ-REEL IC DAC AUDIO 24BIT 6CH 48LQFP
AD1835AASZ IC CODEC 2ADC/8DAC 24BIT 52-MQFP
AD1836ACSZ IC CODEC 4ADC/6DAC 24 BIT 52MQFP
AD1838AASZ IC CODEC 2ADC/6DAC 24 BIT 52MQFP
AD1851RZ-J IC DAC AUDIO FASTSET 16B 16SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD14160 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad-SHARC DSP Multiprocessor Family
AD14160BB-4 制造商:Rochester Electronics LLC 功能描述:- Bulk
AD14160KB-4 制造商:Rochester Electronics LLC 功能描述:- Bulk
AD14160L 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad-SHARC DSP Multiprocessor Family
AD14160LBB-4 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad-SHARC DSP Multiprocessor Family