- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373891 > AD6636 (Analog Devices, Inc.) 150 MSPS Wideband Digital Down-Converter (DDC) PDF資料下載
參數(shù)資料
| 型號(hào)： | AD6636 |
| 廠商： | Analog Devices, Inc. |
| 元件分類： | 數(shù)字上／下變頻 |
| 英文描述： | 150 MSPS Wideband Digital Down-Converter (DDC) |
| 中文描述： | 150MSPS的寬帶數(shù)字下變頻器（DDC） |
| 文件頁數(shù)： | 37/72頁 |
| 文件大?。?/td> | 1629K |
| 代理商： | AD6636 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁當(dāng)前第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁
AD6636
The image rejection of this filter is about 55 dB, but is still
sufficient, because the image is from the desired signal, not an
interfering signal. Note that the interpolating half-band filter
can be enabled by writing a Logic 1 to Bit 9 of the MRCF
control registers.
Rev. 0 | Page 37 of 72
The frequency response of the interpolating half-band FIR is
shown in Figure 37 with respect to the chip rate. The input rate
to this filter is 2× the chip rate, and the output rate is 4× the
chip rate.
0
FREQUENCY AS FRACTION OF INPUT RATE
0
0.2
0.4
0.6
0.8
1.0
1.2
1.4
1.6
1.8
d
0
–20
–40
–60
–80
–100
–53
0.75
1.25
INTERPOLATING
HALFB AND
FILTER RESPONSE
Figure 37. Interpolating Half-Band Frequency Response
OUTPUT DATA ROUTER
The output data router circuit precedes the six AGCs of the final
output block and immediately follows the interpolating half-
band filters. This block consists of two subblocks. The first
subblock is responsible for combining (interleaving) data from
more than one channel into a single stream of data.
The second subblock can perform two special functions, either
complex filter completion or biphase filtering. The combined
data is passed on to the AGCs.
Interleaving Data
In some cases, filtering using a single channel is insufficient.
For such setups, it is advantageous to combine the filtering
resources of more than one channel.
Multiple channels can be set up to work on the ADC input port
data with the same NCO and filter setups. The decimation
phase values in one of the RCF filters are set such that the
channel filters are exactly out of phase with each other. In the
data router, these multiple channels are interleaved (combined)
to form a single stream of data. Because each individual channel
is decimated more than it would be if a single channel were
filtering, a larger number of filter taps can be calculated.
For example, two channels need to work together to produce a
filter at an output rate of 10 MHz when the input rate is
100 MHz. Each channel is decimated by a factor of 20 (total
decimation) to achieve the desired output rate of 5 MHz each.
This compares to a decimation of 10, if a single channel were
filtering.
The same coefficients are programmed in both channels’ RCF
filters, and the decimation phases are set to 0 and 1. The
decimation phases can be set to 0 for one channel, and 1 for the
second channel in the pair. This causes the first channel to
produce the even outputs, and the second to produce the odd
outputs of the filter. The streams can then be recombined
(interleaved) to produce the desired 10 MHz output rate. The
benefit is that now each channel’s RCF has time to calculate
twice as many taps, because it has a lower output rate.
STREAM
CONTROL
COMPLEX
FILTER
COMPLETION
PARALLEL
PORT A
PARALLEL
PORT C
PARALLEL
PORT B
AGC0
AGC0
STR0
CH0
AGC1
AGC1
STR1
CH1
AGC2
AGC2
STR2
CH2
AGC3
AGC3
STR3
CH3
AGC4
AGC4
STR4
CH4
AGC5
AGC5
STR5
CH5
0
Figure 38. Output Data Router Block Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD6636BBCZ1 | 150 MSPS Wideband Digital Down-Converter (DDC) |
| AD6636BC | 150 MSPS Wideband Digital Down-Converter (DDC) |
| AD6636CBCZ1 | 150 MSPS Wideband Digital Down-Converter (DDC) |
| AD6636PCB | 150 MSPS Wideband Digital Down-Converter (DDC) |
| AD664(中文) | Monolithic 12-Bit Quad DAC(單片12位四D/A轉(zhuǎn)換器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD6636BBC | 制造商:Analog Devices 功能描述:Digital Down Converter 256-Pin CSP-BGA |
| AD6636BBCZ | 功能描述:IC DIGITAL DWNCONV 6CH 256CSPBGA RoHS:是 類別:RF/IF 和 RFID >> RF 混頻器 系列:AD6636 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:100 系列:- RF 型:W-CDMA 頻率:2.11GHz ~ 2.17GHz 混頻器數(shù)目:1 增益:17dB 噪音數(shù)據(jù):2.2dB 次要屬性:- 電流 - 電源:11.7mA 電源電壓:2.7 V ~ 3.3 V 包裝:托盤 封裝/外殼:12-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:12-QFN-EP（3x3） |
| AD6636BBCZ1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:150 MSPS Wideband Digital Down-Converter (DDC) |
| AD6636BC | 制造商:AD 制造商全稱:Analog Devices 功能描述:150 MSPS Wideband Digital Down-Converter (DDC) |
| AD6636BC/PCB | 制造商:Analog Devices 功能描述:Evaluation Board For 150MSPS Wideband Digital Down-Converter 制造商:Analog Devices 功能描述:EVALUATION BOARD AD6636 - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。