- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373891 > AD6636 (Analog Devices, Inc.) 150 MSPS Wideband Digital Down-Converter (DDC) PDF資料下載
參數(shù)資料
| 型號： | AD6636 |
| 廠商： | Analog Devices, Inc. |
| 元件分類： | 數(shù)字上／下變頻 |
| 英文描述： | 150 MSPS Wideband Digital Down-Converter (DDC) |
| 中文描述： | 150MSPS的寬帶數(shù)字下變頻器（DDC） |
| 文件頁數(shù)： | 58/72頁 |
| 文件大小： | 1629K |
| 代理商： | AD6636 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁當前第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁
AD6636
LVDS Control Register <10:0>
<10>: CMOS Mode Bit. When this bit is set, the ADC ports
operate in CMOS mode. When this bit is cleared, the ADC ports
operate in LVDS mode. The default is Logic 1 or CMOS mode.
In LVDS mode, two CMOS ADC port pins are used to form one
differential pair of LVDS ADC ports.
Rev. 0 | Page 58 of 72
<9>: Reserved. This bit should always be written Logic 1.
<8>: Autocalibrate Enable Bit. When this bit is set, the auto-
calibration cycle is invoked for the LVDS pads. At the end of
calibration, this calibration value is set for the LVDS pads.
When this bit is cleared, the output for the LVDS controller is
taken from manual calibration value (Bits <7:0> of this
register).
<7:4>: These bits are open.
<3:0>: Manual Calibration Value Bits. The value of these bits is
used for manual LVDS calibration. When the autocalibrate bit is
set, these bits are don’t care.
Interrupt Status Register <15:0>
This register is read-only.
<15>: AGC 5 RSSI Update Interrupt Bit. If the AGC 5 update
interrupt enable bit is set, this bit is set by the AD6636 whenever
AGC 5 updates a new RSSI word (the new word should be
different from the previous word). If the AGC 5 update
interrupt enable bit is cleared, then this bit is not set (not
updated). An interrupt is not generated in this case.
Note: For Bits <15:10>, no interrupt is generated, if the new
RSSI word is the same as the previous RSSI word.
<14>: AGC 4 RSSI Update Interrupt Bit. Similar to Bit <15> for
the AGC 4.
<13>: AGC 3 RSSI Update Interrupt Bit. Similar to Bit <15> for
the AGC 3.
<12>: AGC 2 RSSI Update Interrupt Bit. Similar to Bit <15> for
the AGC 2.
<11>: AGC 1 RSSI Update Interrupt Bit. Similar to Bit <15> for
the AGC 1.
<10>: AGC 0 RSSI Update Interrupt Bit. Similar to Bit <15> for
the AGC 0.
<9>: Channel 5 Data Ready Interrupt Bit. This bit is set to
Logic 1 whenever the channel BIST signature registers are
loaded with data. The conditions required for setting this bit
are: the channel BIST signature registers is programmed for
BIST signature generation and the Channel 5 data ready enable
bit in the interrupt enable register is cleared. If the Channel 5
data ready enable bit in the interrupt enable register is set, the
AD6636 does not set this bit on signature generation and an
interrupt is not generated.
<8>: Channel 4 Data Ready Interrupt Bit. Similar to Bit <9> for
Channel 4.
<7>: Channel 3 Data Ready Interrupt Bit. Similar to Bit <9> for
Channel 3.
<6>: Channel 2 Data Ready Interrupt Bit. Similar to Bit <9> for
Channel 2.
<5>: Channel 1 Data Ready Interrupt Bit. Similar to Bit <9> for
Channel 1.
<4>: Channel 0 Data Ready Interrupt Bit. Similar to Bit <9> for
Channel 0.
<3>: ADC Port D Power Monitoring Interrupt Bit. This bit is set
by the AD6636 whenever the ADC Port D power monitor
interrupt enable bit is set and the Port D power monitor timer
runs out (end of the Port D power monitor period). If the ADC
Port D power monitoring interrupt enable bit is cleared, the
AD6636 does not set this bit and does not generate an interrupt.
Note: In real input CMOS mode, all four input ports exist. In
complex input CMOS mode, only ADC Ports A and C function.
In real input LVDS mode, only ADC Ports A and C function.
<2>: ADC Port C Power Monitoring Interrupt Bit. Similar to
Bit <3> for ADC Port C.
<1>: ADC Port B Power Monitoring Interrupt Bit. Similar to
Bit <3> for ADC Port B.
<0>: ADC Port A Power Monitoring Interrupt Bit. Similar to
Bit <3> for ADC Port A.
Interrupt Enable Register <15:0>
<15>: AGC 5 RSSI Update Enable Bit. When this bit is set, the
AGC 5 RSSI update interrupt is enabled, allowing an interrupt
to be generated when the RSSI word is updated. When this bit is
cleared, an interrupt cannot be generated for this event. Also,
see the Interrupt Status Register <15:0> section.
<14>: AGC 4 RSSI Update Enable Bit. Similar to Bit <15> for
the AGC 4.
<13>: AGC 3 RSSI Update Enable Bit. Similar to Bit <15> for
the AGC 3.
<12>: AGC 2 RSSI Update Enable Bit. Similar to Bit <15> for
the AGC 2.
<11>: AGC 1 RSSI Update Enable Bit. Similar to Bit <15> for
the AGC 1.
<10>: AGC 0 RSSI Update Enable Bit. Similar to Bit <15> for
the AGC 0.
相關PDF資料 |
PDF描述 |
|---|---|
| AD6636BBCZ1 | 150 MSPS Wideband Digital Down-Converter (DDC) |
| AD6636BC | 150 MSPS Wideband Digital Down-Converter (DDC) |
| AD6636CBCZ1 | 150 MSPS Wideband Digital Down-Converter (DDC) |
| AD6636PCB | 150 MSPS Wideband Digital Down-Converter (DDC) |
| AD664(中文) | Monolithic 12-Bit Quad DAC(單片12位四D/A轉換器) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD6636BBC | 制造商:Analog Devices 功能描述:Digital Down Converter 256-Pin CSP-BGA |
| AD6636BBCZ | 功能描述:IC DIGITAL DWNCONV 6CH 256CSPBGA RoHS:是 類別:RF/IF 和 RFID >> RF 混頻器 系列:AD6636 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:100 系列:- RF 型:W-CDMA 頻率:2.11GHz ~ 2.17GHz 混頻器數(shù)目:1 增益:17dB 噪音數(shù)據(jù):2.2dB 次要屬性:- 電流 - 電源:11.7mA 電源電壓:2.7 V ~ 3.3 V 包裝:托盤 封裝/外殼:12-VFQFN 裸露焊盤 供應商設備封裝:12-QFN-EP（3x3） |
| AD6636BBCZ1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:150 MSPS Wideband Digital Down-Converter (DDC) |
| AD6636BC | 制造商:AD 制造商全稱:Analog Devices 功能描述:150 MSPS Wideband Digital Down-Converter (DDC) |
| AD6636BC/PCB | 制造商:Analog Devices 功能描述:Evaluation Board For 150MSPS Wideband Digital Down-Converter 制造商:Analog Devices 功能描述:EVALUATION BOARD AD6636 - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。