- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373891 > AD6636 (Analog Devices, Inc.) 150 MSPS Wideband Digital Down-Converter (DDC) PDF資料下載
參數(shù)資料
| 型號： | AD6636 |
| 廠商： | Analog Devices, Inc. |
| 元件分類： | 數(shù)字上／下變頻 |
| 英文描述： | 150 MSPS Wideband Digital Down-Converter (DDC) |
| 中文描述： | 150MSPS的寬帶數(shù)字下變頻器（DDC） |
| 文件頁數(shù)： | 40/72頁 |
| 文件大?。?/td> | 1629K |
| 代理商： | AD6636 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁當前第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁
AD6636
Rev. 0 | Page 40 of 72
I
Q
2×
POWER OF 2
P POLE
R DESIRED
I
Q
CLIP
22
BITS
PROGRAMMABLE
BIT WIDTH
ERROR
K1 GAIN
K2 GAIN
USED ONLY FOR
DESIRED CLIPPING
LEVEL MODE
GAIN MULTIPLIER
E ERROR
THRESHOLD
K × z
–1
1 – (1 + P) × z
–1
+ P × z
–2
SQUARE ROOT
log
2
(x)
AVERAGE 1 – 16384 SAMPLES
DECIMATE 1 – 4096 SAMPLES
MEAN SQUARE (I
2
+ Q
2
)
CLIP
0
Figure 39: Block Diagram of the AGC
Desired Signal Level Mode
In this mode of operation, the AGC strives to maintain the
output signal at a programmable set level. The desired signal
level mode is selected by writing Logic 0 into the AGC clipping
error enable bit of the AGC control register. The loop finds the
square (or power) of the incoming complex data signal by
squaring I and Q and adding them.
The AGC loop has an average and decimate block. This average
and decimate operation takes place on power samples and
before the square root operation. This block can be pro-
grammed to average from 1 to 16,384 power samples, and the
decimate section can be programmed to update the AGC once
every 1 to 4,096 samples. The limitation on the averaging
operation is that the number of averaged power samples should
be a multiple of the decimation value (1×, 2×, 3×, or 4×).
The averaging and decimation effectively means that the AGC
can operate over averaged power of 1 to 16,384 output samples.
Updating the AGC once every 1 to 4,096 samples and operating
on average power facilitates the implementation of the loop
filter with slow time constants, where the AGC error converges
slowly and makes infrequent gain adjustments. It is also useful
when the user wants to keep the gain scaling constant over a
frame of data or a stream of symbols.
Due to the limitation that the number of average samples must
be a multiple of the decimation value, only the multiple
numbers 1, 2, 3, or 4 are programmed. This is set using the AGC
average samples word in the AGC average sample register.
These averaged samples are then decimated with decimation
ratios programmable from 1 to 4,096. This decimation ratio is
defined in the 12-bit AGC update decimation register.
The average and decimate operations are tied together and
implemented using a first-order CIC filter and FIFO registers.
Gain and bit growth are associated with CIC filters and depend
on the decimation ratio. To compensate for the gain associated
with these operations, attenuation scaling is provided before the
CIC filter.
This scaling operation accounts for the division associated with
the averaging operation as well as the traditional bit growth in
CIC filters. Because this scaling is implemented as a bit-shift
operation, only coarse scaling is possible. Fine scaling is
implemented as an offset in the request level, as explained later
in this section. The attenuation scaling S
CIC
is programmable
from 0 to 14 using a 4-bit CIC scale word in the AGC average
samples register and is given by
(
CIC
CIC
N
M
ceil
S
2
log
)
[
]
avg
×
=
where:
M
CIC
is the decimation ratio (1 to 4,096).
N
AVG
is the number of averaged samples programmed as a
multiple of the decimation ratio (1, 2, 3, or 4).
For example, if a decimation ratio M
cic
is 1,000 and N
avg
is 3
(decimation of 1,000 and averaging of 3,000 samples), then the
actual gain due to averaging and decimation is 3,000 or 69.54
dB (log
2
(3000)). Because attenuation is implemented as a bit-
shift operation, only multiples of 6.02 dB attenuations are
possible. S
CIC
in this case is 12, corresponding to 72.24 dB. This
way, S
CIC
scaling always attenuates more than is sufficient to
compensate for the gain in the average and decimate sections
and, therefore, prevents overflows in the AGC loop. But it is also
evident that the S
CIC
scaling induces a gain error (the difference
between gain due to CIC and attenuation provided by scaling)
of up to 6.02 dB. This error should be compensated for in the
request signal level, as explained later in this section.
A logarithm to the Base 2 is applied to the output from the
average and decimate section. These decimated power samples
are converted to rms signal samples by applying a square root
operation. This square root is implemented using a simple shift
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD6636BBCZ1 | 150 MSPS Wideband Digital Down-Converter (DDC) |
| AD6636BC | 150 MSPS Wideband Digital Down-Converter (DDC) |
| AD6636CBCZ1 | 150 MSPS Wideband Digital Down-Converter (DDC) |
| AD6636PCB | 150 MSPS Wideband Digital Down-Converter (DDC) |
| AD664(中文) | Monolithic 12-Bit Quad DAC(單片12位四D/A轉(zhuǎn)換器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD6636BBC | 制造商:Analog Devices 功能描述:Digital Down Converter 256-Pin CSP-BGA |
| AD6636BBCZ | 功能描述:IC DIGITAL DWNCONV 6CH 256CSPBGA RoHS:是 類別:RF/IF 和 RFID >> RF 混頻器 系列:AD6636 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:100 系列:- RF 型:W-CDMA 頻率:2.11GHz ~ 2.17GHz 混頻器數(shù)目:1 增益:17dB 噪音數(shù)據(jù):2.2dB 次要屬性:- 電流 - 電源:11.7mA 電源電壓:2.7 V ~ 3.3 V 包裝:托盤 封裝/外殼:12-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:12-QFN-EP（3x3） |
| AD6636BBCZ1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:150 MSPS Wideband Digital Down-Converter (DDC) |
| AD6636BC | 制造商:AD 制造商全稱:Analog Devices 功能描述:150 MSPS Wideband Digital Down-Converter (DDC) |
| AD6636BC/PCB | 制造商:Analog Devices 功能描述:Evaluation Board For 150MSPS Wideband Digital Down-Converter 制造商:Analog Devices 功能描述:EVALUATION BOARD AD6636 - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。