參數(shù)資料
型號: ADSP-BF504BCPZ-4F
廠商: Analog Devices Inc
文件頁數(shù): 60/80頁
文件大小: 0K
描述: IC CCD SIGNAL PROCESSOR 88LFCSP
視頻文件: Blackfin? BF50x Processor Family
標準包裝: 1
系列: Blackfin®
類型: 定點
接口: CAN,EBI/EMI,I²C,IrDA,PPI,SPI,SPORT,UART/USART
時鐘速率: 400MHz
非易失內(nèi)存: 閃存(16MB)
芯片上RAM: 68kB
電壓 - 輸入/輸出: 3.30V
電壓 - 核心: 1.29V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 88-VFQFN 裸露焊盤,CSP
供應商設(shè)備封裝: 88-LFCSP(12x12)
包裝: 托盤
Rev. A
|
Page 63 of 80
|
July 2011
ADSP-BF504/ADSP-BF504F/ADSP-BF506F
Analog Inputs
The ADC has a total of 12 analog inputs. Each on-board ADC
has six analog inputs that can be configured as six single-ended
channels, three pseudo differential channels, or three fully dif-
ferential channels. These may be selected as described in the
Single-Ended Mode
The ADC can have a total of 12 single-ended analog input chan-
nels. In applications where the signal source has high
impedance, it is recommended to buffer the analog input
before applying it to the ADC. The analog input range can be
programmed to be either 0 to VREF or 0 to 2 × VREF.
If the analog input signal to be sampled is bipolar, the internal
reference of the ADC can be used to externally bias up this sig-
nal to make it correctly formatted for the ADC. Figure 68 shows
a typical connection diagram when operating the ADC in sin-
gle-ended mode.
Differential Mode
The ADC can have a total of six differential analog input pairs.
Differential signals have some benefits over single-ended sig-
nals, including noise immunity based on the device’s common-
mode rejection and improvements in distortion performance.
Figure 69 (Differential Input Definition) defines the fully differ-
ential analog input of the ADC.
The amplitude of the differential signal is the difference between
the signals applied to the VIN+ and VIN– pins in each differential
pair (VIN+ VIN–). VIN+ and VIN– should be simultaneously driven
by two signals each of amplitude VREF (or 2 × VREF, depending
on the range chosen) that are 180° out of phase. The amplitude
of the differential signal is, therefore (assuming the 0 to VREF
range is selected) –VREF to +VREF peak-to-peak (2 × VREF),
regardless of the common mode (CM).
The common mode is the average of the two signals
(VIN+ + VIN–)/2
and is, therefore, the voltage on which the two inputs are
centered.
This results in the span of each input being CM ± VREF/2. This
voltage has to be set up externally and its range varies with the
reference value, VREF. As the value of VREF increases, the com-
mon-mode range decreases. When driving the inputs with an
amplifier, the actual common-mode range is determined by the
amplifier’s output voltage swing.
common-mode range typically varies with VREF for a 5 V power
Figure 66. THD vs. Analog Input Frequency for
Various Source Impedances, Differential Mode
Figure 67. THD vs. Analog Input Frequency for Various Supply Voltages
INPUT FREQUENCY (kHz)
600
700
800
900 1000
0
200
100
400
300
500
THD
(dB)
–60
–65
–70
–75
–80
–85
–90
FSAMPLE = 1.5MSPS
VDD = 3V
RANGE = 0V TO VREF
RSOURCE = 300
RSOURCE = 0
RSOURCE = 10
RSOURCE = 47
RSOURCE = 100
INPUT FREQUENCY (kHz)
600
700
800
900 1000
0
200
100
400
300
500
THD
(dB)
–50
–60
–55
–65
–70
–75
–80
–85
–90
VDD = 3V
SINGLE-ENDED MODE
VDD = 5V
SINGLE-ENDED MODE
VDD = 3V
DIFFERENTIAL MODE
VDD = 5V
DIFFERENTIAL MODE
FSAMPLE = 1.5MSPS/2MSPS
VDD = 3V/5V
RANGE = 0 TO VREF
Figure 68. Single-Ended Mode Connection Diagram
Figure 69. Differential Input Definition
VIN
0V
+1.25V
–1.25V
V
REF
(DCAPA/DCAPB)
VA1
ADC
1
VB6
R
3R
R
0V
+2.5V
0.47μF
1ADDITIONAL PINS OMITTED FOR CLARITY.
VIN+
ADC
1
VIN–
VREF p-p
COMMON
MODE
VOLTAGE
1ADDITIONAL PINS OMITTED FOR CLARITY.
相關(guān)PDF資料
PDF描述
MAX6519UKP055+T IC TEMP SENSOR SW SOT23-5
ADSP-BF526KBCZ-3 IC DSP CTRLR 300MHZ 289CSPBGA
TRJC107K010RRJ CAP TANT 100UF 10V 10% 2312
ECM12DRKI CONN EDGECARD 24POS DIP .156 SLD
ECM08DRAI CONN EDGECARD 16POS R/A .156 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-BF504KCPZ-3F 功能描述:IC CCD SIGNAL PROCESSOR 88LFCSP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:Blackfin® 標準包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤
ADSP-BF504KCPZ-4 功能描述:IC CCD SIGNAL PROCESSOR 88LFCSP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:Blackfin® 標準包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤
ADSP-BF504KCPZ-4F 功能描述:IC CCD SIGNAL PROCESSOR 88LFCSP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:Blackfin® 標準包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤
ADSP-BF506BSWZ-3F 功能描述:IC DSP 400MHZ 1.4V 120LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:Blackfin® 標準包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點 接口:I²C,McASP,McBSP 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA,F(xiàn)CBGA 供應商設(shè)備封裝:548-FCBGA(27x27) 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
ADSP-BF506BSWZ-4F 功能描述:IC DSP 400MHZ 1.4V 120LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:Blackfin® 標準包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點 接口:I²C,McASP,McBSP 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA,F(xiàn)CBGA 供應商設(shè)備封裝:548-FCBGA(27x27) 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA