- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄378286 > ADV7330 (Analog Devices, Inc.) Multiformat 11-Bit Triple DAC Video Encoder PDF資料下載
參數(shù)資料
| 型號(hào)： | ADV7330 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Multiformat 11-Bit Triple DAC Video Encoder |
| 中文描述： | 多格式11位DAC的視頻編碼器三 |
| 文件頁(yè)數(shù)： | 22/76頁(yè) |
| 文件大?。?/td> | 1378K |
| 代理商： | ADV7330 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)當(dāng)前第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)
REV. B
–22–
ADV7330
SR7–
SR0
44h
Register
Bit Description
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Register Setting
Reset
Values
00h
SD Mode Register 3
SD VSYNC-3H
0
1
Disabled
VSYNC
= 2.5 Lines (PAL)
VSYNC
= 3 Lines (NTSC)
Genlock Disabled
Subcarrier Reset
Timing Reset
RTC Enabled
720 Pixels
710 (NTSC)/702 (PAL)
Chroma Enabled
Chroma Disabled
Enabled
Disabled
Disabled
Enabled
DAC B = Luma
DAC C = Chroma
DAC B = Chroma
DAC C = Luma
SD RTC/TR/SCR
*
0
0
1
1
0
1
0
1
SD Active Video Length
0
1
SD Chroma
0
1
SD Burst
0
1
SD Color Bars
0
1
SD DAC Swap
0
1
45h
46h
47h
Reserved
Reserved
SD Mode Register 4
00h
00h
00h
SD PrPb Scale
0
1
Disabled
Enabled
Disabled
Enabled
Disabled
Enabled
Disabled
Enabled
Disabled
Enabled
0 must be written to this bit.
0 must be written to this bit.
0 must be written to this bit.
0 must be written to this bit.
0 must be written to this bit.
Disabled
Enabled
8-Bit Input
16-Bit Input
0 must be written to this bit.
Disabled
Enabled
Disabled
Enabled
Gamma Curve A
Gamma Curve B
Disabled
–11 IRE
–6 IRE
–1.5 IRE
0 must be written to this bit.
Disabled
Enabled
Disabled
4 Clk Cycles
8 Clk Cycles
Reserved
0 must be written to this bit.
0 must be written to this bit.
SD Y Scale
0
1
SD Hue Adjust
0
1
SD Brightness
0
1
SD Luma SSAF Gain
0
1
Reserved
Reserved
Reserved
Reserved
Reserved
SD Double Buffering
0
0
0
48h
SD Mode Register 5
0
0
0
1
SD Input Format
0
1
Reserved
SD Digital Noise Reduction
0
0
1
SD Gamma Control
0
1
SD Gamma Curve
0
1
49h
SD Mode Register 6
SD Undershoot Limiter
0
0
1
1
0
1
0
1
00h
Reserved
SD Black Burst Output on DAC Luma
0
0
1
SD Chroma Delay
0
0
1
1
0
1
0
1
Reserved
Reserved
0
0
*
See Figure 23, RTC Timing and Connections.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADV7330KST | Multiformat 11-Bit Triple DAC Video Encoder |
| ADXL321 | Small and Thin 18 g Accelerometer |
| ADXL321EB | Small and Thin 18 g Accelerometer |
| ADXL321JCP | Small and Thin 18 g Accelerometer |
| ADXL321JCP-REEL | Small and Thin 18 g Accelerometer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADV73305502 | 制造商:LG Corporation 功能描述:FRAME ASSEMBLY |
| ADV73306701 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV73306702 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV73306703 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV73306704 | 制造商:LG Corporation 功能描述:Frame Assembly |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。