- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378286 > ADV7330 (Analog Devices, Inc.) Multiformat 11-Bit Triple DAC Video Encoder PDF資料下載
參數(shù)資料
| 型號： | ADV7330 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Multiformat 11-Bit Triple DAC Video Encoder |
| 中文描述： | 多格式11位DAC的視頻編碼器三 |
| 文件頁數(shù)： | 56/76頁 |
| 文件大?。?/td> | 1378K |
| 代理商： | ADV7330 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁當前第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁
REV. B
–56–
ADV7330
APPENDIX 3—SD CLOSED CAPTIONING
[Subaddress 51h–54h]
The ADV7330 supports closed captioning conforming to the
standard television synchronizing waveform for color transmis-
sion. Closed captioning is transmitted during the blanked active
line time of Line 21 of the odd fields and Line 284 of even fields.
Closed captioning consists of a 7-cycle sinusoidal burst that is
frequency and phase locked to the caption data. After the clock
run-in signal, the blanking level is held for two data bits and is
followed by a Logic 1 start bit. Sixteen bits of data follow the
start bit. These consist of two 8-bit bytes, seven data bits and
one odd parity bit. The data for these bytes is stored in the SD
closed captioning registers (Address 53h–54h).
The ADV7330 also supports the extended closed captioning
operation, which is active during even fields and is encoded on
Scan Line 284. The data for this operation is stored in the SD
closed captioning registers (Address 51h–52h).
All clock run-in signals and timing to support closed captioning
on Lines 21 and 284 are generated automatically by the ADV7330.
All pixel inputs are ignored during Lines 21 and 284 if closed
captioning is enabled.
FCC Code of Federal Regulations (CFR) 47 section 15.119
and EIA608 describe the closed captioning information for
Lines 21 and 284.
The ADV7330 uses a single buffering method. This means that
the closed captioning buffer is only one byte deep; therefore
there will be no frame delay in outputting the closed captioning
data unlike other 2-byte deep buffering systems. The data must
be loaded one line before (Line 20 or Line 283) it is output on
Lines 21 and 284. A typical implementation of this method is to
use
VSYNC
to interrupt a microprocessor, which in turn will load
the new data (two bytes) every field. If no new data is required
for transmission, 0s must be inserted in both data registers; this
is called
nulling
. It is also important to load control codes, all of
which are double bytes on Line 21 or a TV will not recognize
them. If there is a message like “Hello World” that has an odd
number of characters, it is important to pad it out to even in
order to get “end of caption” 2-byte control code to land in the
same field.
S
T
A
R
T
P
A
R
I
T
Y
P
A
R
I
T
Y
D0–D6
D0–D6
10.5 s 0.25 s
12.91 s
7 CYCLES OF
0.5035MHz
CLOCK RUN-IN
REFERENCE COLOR BURST
(9 CYCLES)
FREQUENCY = F
= 3.579545MHz
AMPLITUDE = 40 IRE
10.003 s
50 IRE
40 IRE
27.382 s
33.764 s
BYTE 1
BYTE 0
TWO 7-BIT + PARITY
ASCII CHARACTERS
(DATA)
Figure 58. Closed Captioning Waveform, NTSC
相關PDF資料 |
PDF描述 |
|---|---|
| ADV7330KST | Multiformat 11-Bit Triple DAC Video Encoder |
| ADXL321 | Small and Thin 18 g Accelerometer |
| ADXL321EB | Small and Thin 18 g Accelerometer |
| ADXL321JCP | Small and Thin 18 g Accelerometer |
| ADXL321JCP-REEL | Small and Thin 18 g Accelerometer |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ADV73305502 | 制造商:LG Corporation 功能描述:FRAME ASSEMBLY |
| ADV73306701 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV73306702 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV73306703 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV73306704 | 制造商:LG Corporation 功能描述:Frame Assembly |
發(fā)布緊急采購，3分鐘左右您將得到回復。