- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366550 > AM79C930VCW (ADVANCED MICRO DEVICES INC) PCnet-Mobile Single-Chip Wireless LAN Media Access Controller PDF資料下載
參數(shù)資料
| 型號(hào)： | AM79C930VCW |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | PCnet-Mobile Single-Chip Wireless LAN Media Access Controller |
| 中文描述： | 2 CHANNEL(S), LOCAL AREA NETWORK CONTROLLER, PQFP144 |
| 封裝： | TQFP-144 |
| 文件頁(yè)數(shù)： | 120/161頁(yè) |
| 文件大?。?/td> | 691K |
| 代理商： | AM79C930VCW |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)當(dāng)前第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)
AMD
P R E L I M I N A R Y
120
Am79C930
TCR26: Reserved
This register is the TAI reserved location register.
CONFIGURATION REGISTER INDEX:
1Ah
Bit
Name
Reset Value
Description
7–0
Reserved
–
Reserved. Must be written as a 0. Reads of this bit produce
undefined data.
TCR27: TIP LED Scramble
This register is the Network Interface Polarity register.
This register is used to set the polarity of some of the
transceiver interface output pins.
CONFIGURATION REGISTER INDEX:
1Bh
Bit
Name
Reset Value
Description
7
DISRNR
0
Disable RUNERR. When DISRNR is set to a 1, then the RUNERR
bit of TCR11 will always be held at a 0 value. When DISRNR is set
to a 0, then the RUNERR bit of TCR11 will function as described in
the TCR11 bit description.
Reserved. Must be written as a 0. Reads of these bits produce
undefined data.
Reserved. Must be written as a 0. Reads of these bits produce
undefined data.
LNK
pin drive. When set to a 0, the drive of the
LNK
pin will be open
drain. When set to a 1, the drive of the
LNK
pin will be totem pole,
i.e., both high and low output values will be driven.
Complete control of the function of the
LNK
pin is described in the
Multi-Function Pinsection.
ACT
pin drive. When set to a 0, the drive of the
ACT
pin will be open
drain. When set to a 1, the drive of the
ACT
pin will be totem pole,
i.e., both high and low output values will be driven.
Complete control of the function of the
ACT
pin is described in the
Multi-Function Pinsection.
FDET
Polarity. When this bit is set to a 0, then the polarity of the
FDET
output will be low assert, such that when the SFD pattern has
been recognized in the incoming receive data stream or the outgo-
ing transmit data stream, the
FDET
pin will be driven to a LOW logic
level. When this bit is set to a 1, then the polarity of the
FDET
output
will be high assert, such that when the SFD pattern has been recog-
nized in the incoming receive data stream or the outgoing transmit
data stream, the
FDET
pin will be driven to a HIGH logic level.
TXPE
Polarity. When this bit is set to a 0, then the polarity of the
TXPE
output will be low assert, such that when the TGAP1 counter
expires, the
TXPE
pin will be driven to a LOW logic level. When this
bit is set to a 1, then the polarity of the
TXPE
output will be high as-
sert, such that when the TGAP1 counter expires, the
TXPE
pin will
be driven to a HIGH logic level.
TXMOD
Polarity. When this bit is set to a 0, then the polarity of the
TXMOD
output will be low assert, such that when the TGAP2
counter expires, the
TXMOD
pin will be driven to a LOW logic level.
When this bit is set to a 1, then the polarity of the
TXMOD
output will
6
Reserved
–
5
Reserved
0
4
LNKDR
0
3
ACTDR
0
2
FDETPOL
0
1
TXPEPOL
0
0
TXMODPOL
0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C940VCW | Media Access Controller for Ethernet (MACE) |
| AM79C940 | Media Access Controller for Ethernet (MACE) |
| AM79C940JCW | Media Access Controller for Ethernet (MACE) |
| AM79C940KCW | Media Access Controller for Ethernet (MACE) |
| AM79C960 | PCnetTM-ISA Single-Chip Ethernet Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C940 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Media Access Controller for Ethernet (MACE) |
| AM79C940_00 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Media Access Controller for Ethernet (MACE⑩) |
| AM79C940-16/25 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| AM79C940-16JC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller |
| AM79C940-25JC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。