- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366550 > AM79C930VCW (ADVANCED MICRO DEVICES INC) PCnet-Mobile Single-Chip Wireless LAN Media Access Controller PDF資料下載
參數(shù)資料
| 型號： | AM79C930VCW |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | PCnet-Mobile Single-Chip Wireless LAN Media Access Controller |
| 中文描述： | 2 CHANNEL(S), LOCAL AREA NETWORK CONTROLLER, PQFP144 |
| 封裝： | TQFP-144 |
| 文件頁數(shù)： | 26/161頁 |
| 文件大?。?/td> | 691K |
| 代理商： | AM79C930VCW |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁
AMD
P R E L I M I N A R Y
26
Am79C930
The functionality of the following pins is determined, at
least in part, by the connection of the PCMCIA pin:
PCMCIA Mode
Pin Name
ISA Plug and Play Mode
Pin Name
USER6
USER6/IRQ5
USER5
USER5/IRQ4
USER4
LA17
USER3
SA16
USER2
LA19
USER1
USER1/IRQ12
USER0
RFRSH
A[14:0]
SA[14:0]
LLOCKE
SA15
D[7:0]
SD[7:0]
CE1
LA18
OE
MEMR
WE
MEMW
REG
AEN
TXDATA
LA20
TXCMD
LA21
INPACK
LA22
ANTSLT
LA23
WAIT
IOCHRDY
STSCHG
BALE
IORD
IOR
IOWR
IOW
IREQ
IRQ9
RXC
RXC/IRQ10
USER7
USER7/IRQ11
Host System Interface Pins
PCMCIA Bus Interface
A14–0
Address Bus
Signals A0 through A14 are address-bus-input lines.
Signal A0 is always used because the data interface to
the Am79C930 is only 8-bits wide.
Input
CE1
Card Enable
CE1
is an active low card enable input signal.
CE1
is
used to enable even-numbered word address bytes. A0
is used to select between the even and odd numbered
bytes within the addressed word.
Input
D7–0
Data Bus
Signals D7 through D0 are the bidirectional data bus for
PCMCIA. The most significant bit is D7.
Input/Output
OE
Output Enable
OE
is an active low-output-enable input signal.
OE
is
used to gate memory read data from the Am79C930 de-
vice onto the PCMCIA data bus.
OE
should be deas-
serted during memory write cycles to the Am79C930
device.
OE
is used for Common memory accesses and
Attribute memory accesses.
Input
INPACK
Input Acknowledge
The
INPACK
signal is an active low signal.
INPACK
is
asserted when the Am79C930 device is selected and
the Am79C930 device can respond to an I/O read cycle
at the address currently on the address bus. This signal
is used by the host to control the enable of any input data
buffer between the card and the CPU. This signal will be
inactive until the card is configured.
Output
IORD
I/O Read
IORD
is an active low signal.
IORD
is asserted by the
host system to indicate to the Am79C930 device that a
read from the Am79C930’s I/O space is being per-
formed. The Am79C930 device will not respond to the
IORD
signal until it has been configured for I/O opera-
tion by the system.
Input
IOWR
I/O Write
IOWR
is an active low signal.
IOWR
is asserted by the
host system to indicate to the Am79C930 device that a
write to the Am79C930’s I/O space is being performed.
The Am79C930 device will not respond to the
IOWR
sig-
nal until it has been configured for I/O operation by
the system.
Input
IREQ
Interrupt Request
IREQ
is an active low signal.
IREQ
is asserted by the
Am79C930 device to indicate to the host that software
service is required.
IREQ
can operate in the pulse mode
or level mode of operation as defined in the PCMCIA
specification. In pulse mode of operation, an interrupt is
signaled by the Am79C930 device by asserting a low-
going pulse of at least 0.5 microseconds (
μ
s). In pulse
mode of operation, the inactive state (i.e., HIGH output)
is driven, not floated. In level mode of operation, an in-
terrupt is signaled by the Am79C930 device by assert-
ing a LOW level. In level mode of operation, the inactive
state (i.e., HIGH output) is driven, not floated.
Output
相關PDF資料 |
PDF描述 |
|---|---|
| AM79C940VCW | Media Access Controller for Ethernet (MACE) |
| AM79C940 | Media Access Controller for Ethernet (MACE) |
| AM79C940JCW | Media Access Controller for Ethernet (MACE) |
| AM79C940KCW | Media Access Controller for Ethernet (MACE) |
| AM79C960 | PCnetTM-ISA Single-Chip Ethernet Controller |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C940 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Media Access Controller for Ethernet (MACE) |
| AM79C940_00 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Media Access Controller for Ethernet (MACE⑩) |
| AM79C940-16/25 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| AM79C940-16JC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller |
| AM79C940-25JC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復。