參數(shù)資料
型號： AM79C930VCW
廠商： ADVANCED MICRO DEVICES INC
元件分類： 微控制器/微處理器
英文描述： PCnet-Mobile Single-Chip Wireless LAN Media Access Controller
中文描述： 2 CHANNEL(S), LOCAL AREA NETWORK CONTROLLER, PQFP144
封裝： TQFP-144
文件頁數(shù)： 30/161頁
文件大?。?/td> 691K
代理商： AM79C930VCW
AMD
P R E L I M I N A R Y
30
Am79C930
is deasserted when the RESET pin is issued or the CRC
reset bit is set to 1 (SIR0); when the TXS bit is set to 1
(TIR8) or the RXS bit is set to 1 (TIR16); when TXRES
bit set to 1 (TIR8), or the RXRES bit is set to 1 (TIR16), or
the SRES bit is set to 1 (TIR0).
HFCLK
High Frequency Clock
HFCLK provides a reference clock for a transceiver syn-
thesizer. The clock rate is equal to the clock rate of the
CLKIN signal when the CLKGT20 bit of MIR9 is set to 0,
and is equal to one-half the clock rate of the CLKIN sig-
nal when the CLKGT20 bit of MIR9 is set to 1. No phase
relationship to CLKIN is guaranteed. HFCLK will be
LOW whenever the HFPE signal is inactive.
Output
HFPE
High Frequency Power Enable
HFPE
is an active low output that is used to power up the
high-frequency VCO section of the transceiver. This pin
is directly controllable through a TAI register and is also
programmable as an I/O with read capability.
Output
LFCLK
Low Frequency Clock
LFCLK provides a reference clock for a transceiver syn-
thesizer. The clock rate is equal to the clock rate of the
CLKIN signal when the CLKGT20 bit of MIR9 is set to 0,
and is equal to one half the clock rate of the CLKIN sig-
nal when the CLKGT20 bit of MIR9 is set to 1. No phase
relationship to CLKIN is guaranteed. LFCLK will be
LOW whenever the LFPE signal is inactive.
Output
LFPE
Low Frequency Power Enable
LFPE
is an active low output that is used to power up the
low-frequency synthesizer section of the transceiver.
This pin is directly controllable through a TAI register
and is also programmable as an I/O with read capability.
Output
LLOCKE
Synthesizer Lock
LLOCKE is a general-purpose input that can be used to
convey a transceiver’s synthesizer lock signal to the
80188 embedded controller. The value of the LLOCKE
pin is readable at a register bit in the TIR register space.
Input
RXDATA
Receive Data
RXDATA is an input that accepts the serial bit stream for
reception, including Preamble, SFD, PHY header, MAC
header, Data and FCS field. The RXDATA input stream
is expected to be NRZ data. Clock recovery is per-
formed internal to the Am79C930 device. If an external
Input
PLL is used for clock recovery, then the RXDATA input
will expect valid data at rising edges of the RXCIN input.
External versus internal PLL use is determined through
the setting of the ECLK bit in TCR2.
RXPE
Receiver Power Enable
RXPE
is an active low output that is used to power up the
receive section of the transceiver. This pin is directly
controllable through a TAI register and is also program-
mable as an I/O with read capability.
Output
TXCMD
Transmit Command
TXCMD
is an active low output that is used to enable the
transceiver’s transmission onto the medium. When
TXCMD
is low, the transceiver should enable its trans-
mission function and disable its receive function. When
TXCMD
is high, the transceiver should disable its
transmission function and return to receive functionality.
This pin is directly controlled by the transmit state
machine in the TAI and the
TXCMD
bit of TIR11. The
timing of the
TXCMD
signal is programmable from a TAI
register. The polarity of this pin is programmable from a
TAI register.
Output
TXCMD
Transmit Command
TXCMD is an active high output that is the logical in-
verse of the
TXCMD
output. This signal is only available
when the Am79C930 device is configured for the
PCMCIA mode of operation.
Output
TXDATA
Transmit Data
TXDATA is an output that provides the serial bit stream
for transmission, including preamble, SFD, PHY
header, MAC header, data and FCS field, or a subset
thereof. Data delivered from the MAC to the transceiver
is valid at the rising edge of TXC and changes on the fall-
ing edge of TXC. The value of the TXDATA pin is pro-
grammable to 1, 0, or “l(fā)ast bit transmitted” whenever the
transmit circuit is idle and during ramp up and ramp
down of the transceiver’s transmit circuits.
Output
TXDATA
Transmit Data
TXDATA
is an output that is the logical inverse of the
TXDATA
output. This signal is only available when the
Am79C930 device is configured for the PCMCIA mode
of operation. The value of the
TXDATA
pin is 0 when-
ever the transmit circuit is idle and during ramp up and
ramp down of the transmitter.
Output
相關(guān)PDF資料
PDF描述
AM79C940VCW Media Access Controller for Ethernet (MACE)
AM79C940 Media Access Controller for Ethernet (MACE)
AM79C940JCW Media Access Controller for Ethernet (MACE)
AM79C940KCW Media Access Controller for Ethernet (MACE)
AM79C960 PCnetTM-ISA Single-Chip Ethernet Controller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM79C940 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Media Access Controller for Ethernet (MACE)
AM79C940_00 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Media Access Controller for Ethernet (MACE⑩)
AM79C940-16/25 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
AM79C940-16JC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller
AM79C940-25JC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*