參數(shù)資料
型號: AM79C930VCW
廠商: ADVANCED MICRO DEVICES INC
元件分類: 微控制器/微處理器
英文描述: PCnet-Mobile Single-Chip Wireless LAN Media Access Controller
中文描述: 2 CHANNEL(S), LOCAL AREA NETWORK CONTROLLER, PQFP144
封裝: TQFP-144
文件頁數(shù): 40/161頁
文件大?。?/td> 691K
代理商: AM79C930VCW
AMD
P R E L I M I N A R Y
40
Am79C930
Pin 126:
TXCMD
The
TXCMD
pin may be configured to drive a trans-
ceiver control reference signal, using one of two timing
sources plus input from the TXCMD bit of TIR11
(TIR11[0]), according to the following table:
RCEN
TIR11[3]
0
1
TXCMD
Pin
Direction
O
O
TXCMD
Pin
Value
O_TX
TIR11
[
0
] &
T1
Transmit state machine generated signals
T1
,
T2
,
T3
,
TXP_ON and O_TX have the timing indicated in the
diagram in section Am79C930-Based TX Power
Ramp Control.
Pin 129:
TXPE
The
TXPE
pin may be configured to drive a transceiver
control reference signal, using one of two timing sources
plus input from the TXPE bit of TIR11 (TIR11[1]) and
the TXPEPOL bit of TCR27, according to the
following table:
Transmit state machine generated signals
T1
,
T2
,
T3
,
TXP_ON and O_TX have the timing indicated in the
diagram in section Am79C930-Based TX Power
Ramp Control.
RCEN
TIR11[3]
0
0
1
1
TXPEPOL
TCR27[1]
0
1
0
1
TXPE
Pin
Direction
O
O
O
O
TXPE
Pin
Value
TXP_ON
TXP_ON
TIR11
[
1
] &
T2
TIR11[1] + T2
(& = logical ‘AND’)
(+ = logical ‘OR’)
Pin 131:
TXMOD
The
TXMOD
pin may be configured to drive a trans-
ceiver control reference signal, using input from the
TXMOD bit of TIR11 (TIR11[2]) and the TXMODPOL bit
of TCR27, according to the following table:
Transmit state machine generated signals
T1
,
T2
,
T3
,
TXP_ON and O_TX have the timing indicated in the
diagram in section Am79C930-Based TX Power
Ramp Control.
RCEN
TIR11[3]
0
0
1
1
TXMODPOL
TCR27[0]
0
1
0
1
TXMOD
Pin
Direction
O
O
O
O
TXMOD
Pin
Value
T3
T3
TIR11
[
2
] &
T3
TIR11[2] + T3
(& = logical ‘AND’)
(+ = logical ‘OR’)
Pin 132: ANTSLT
The ANTSLT pin may be configured to drive an inter-
nally generated antenna selection signal using the inter-
nal antenna diversity circuitry, or it may be controlled by
a register bit. Pin functionality is programmed according
to the following table:
If it is necessary to force ANTSLT to be always constant,
then program ANTS to 0 or user
ANTSLT
pin, which can
be controlled by ANTSLTD (TCR7:[1]).
TX
ANTSEN
(TIR16[[3])
0
1
X
X
ANTEN
(TIR4:[7])
0
0
1
X
Mode
0
0
0
1
ANTSLT <= low
ANTSEL <= ANTS (TIR26:[4])
ANTSLT <= internal ANTSEL
ANTSLT <= low
Pin 141:
ANTSLT
/LA23
The
ANTSLT
/LA23 pin may be configured to operate as
input or output and may be configured to drive an
internally generated antenna selection reference signal
using the internal antenna diversity circuitry. Note that
相關(guān)PDF資料
PDF描述
AM79C940VCW Media Access Controller for Ethernet (MACE)
AM79C940 Media Access Controller for Ethernet (MACE)
AM79C940JCW Media Access Controller for Ethernet (MACE)
AM79C940KCW Media Access Controller for Ethernet (MACE)
AM79C960 PCnetTM-ISA Single-Chip Ethernet Controller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM79C940 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Media Access Controller for Ethernet (MACE)
AM79C940_00 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Media Access Controller for Ethernet (MACE⑩)
AM79C940-16/25 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
AM79C940-16JC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller
AM79C940-25JC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller